Luca Benini
ABSTRACT
Most work to date on power reduction has focused at the component level, not at the system level. In this paper, we propose a framework for describing the power behavior of system-level designs. The model consists of a set of resources, an environmental workload specification, and a power management policy, which serves as the heart of the system model. We map this model to a simulation-based framework to obtain an estimate of the system's power dissipation. Accompanying this, we propose an algorithm to optimize power management policies. The optimization algorithm can be used in a tight loop with the estimation engine to derive new power-management policy algorithms for a given system-level description. We tested our approach by applying it to a real-life low-power portable design, achieving a power estimation accuracy of ∼10%, and a 23% reduction in power after policy optimization.
- 1.R. Golding, P. Bosh et al, "Idleness is not sloth," Proceedings of Winter USENIX Technical Conference, pp. 201-212, Jan. 1995. Google Scholar
Digital Library
- 2.W. Nebel and J. Mermet, Low power design in deep submicron electronics, Kluwer 1997. Google ScholarDigital Library
- 3.A. Chandrakasan and R. Brodersen, Low power digital CMOS design, Kluwer 1995, Google ScholarDigital Library
- 4.J. Rabaey, M. Pedram, Low power design methodologies, Kluwer 1995.Google Scholar
- 5.D. Lidsky and J. Rabaey, "Early power exploration - A World Wide Web application," DAC, 22-37, June 1996. Google ScholarDigital Library
- 6.D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," JSSC, vol. 29, no. 6, 663-670, June 1994.Google Scholar
- 7.R. San Martin and J. Knight, "Power-Profiler: optimizing ASICs power consumption at the behavioral level," Proceedings of the Design Automation Conference, 42-47, June 1995. Google ScholarDigital Library
- 8.L. Benini and G. De Micheli, Dynamic power management: design techniques and CAD tools, Kluwer 1997. Google ScholarDigital Library
- 9.S. Gupta and E Najm, "Power macromodeling for high level power estimation," DAC, 365-370, June 1997. Google ScholarDigital Library
- 10.C-T. Hsieh, C-S. Ding et al, "Statistical sampling and regression estimation in power macromodeling," ICCAD, 583-588, 1996. Google ScholarDigital Library
- 11.P. Landman and J. Rabaey, "Architectural power analysis, the Dual Bit Type method," TVLSI, vol. 3, no. 2, 173-187, 1995. Google ScholarDigital Library
- 12.A. Raghunathan, S. Dey and N. K. Jha, "Glitch analysis and reduction in register transfer level power optimization" DAC, 331-336, June 1996. Google ScholarDigital Library
- 13.L. Benini, A. Bogliolo, M. Favalli and G. De Micheli, "Regression models for behavioral power estimation," PATMOS, 179-187, Sept. 1996.Google Scholar
- 14.T.L. Martin and D.P. Siewiorek, "A power metric for mobile systems," ISLPED, 37-42, Aug. 1996. Google ScholarDigital Library
- 15.Maxtor CrystalMax Manual, Part #1354C, 1/21/97.Google Scholar
- 16.lntel Flash Memory Data Manual, Order Number 290151-005, 11/95.Google Scholar
- 17.Sony datasheet: CXK58257AP/ASP/AM-xxL,LL SRAM, 1/93.Google Scholar
- 18.L. Benini, R. Hodgson, and P. Siegel, "System-level power estimation and optimization," HP Labs Technical Report, HPL-98-30, 1998.Google Scholar
- 19.M. Srivastava, A. Chandrakasa, and R. Broderson, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation" TVLSL" vol. 4, no. 1, 42-55, March 1996. Google ScholarDigital Library
- 20.C.-H. Hwang and A. Wu, "A predictive system shutdown method for energy saving of event-driven computation," Proceedings of the international Conference on Computer-Aided Design, 28-32, 1997. Google ScholarDigital Library
Index Terms
- System-level power estimation and optimization
Recommendations
System-level max power (SYMPO): a systematic approach for escalating system-level power consumption using synthetic benchmarks
PACT '10: Proceedings of the 19th international conference on Parallel architectures and compilation techniquesTo effectively design a computer system for the worst case power consumption scenario, system architects often use hand-crafted maximum power consuming benchmarks at the assembly language level. These stressmarks, also called power viruses, are very ...
Estimation of Low Power Multi-Supply Voltage Level Shifter
ICTCS '14: Proceedings of the 2014 International Conference on Information and Communication Technology for Competitive StrategiesThis paper presented, an overview of performance analysis and comparisons between power reduction techniques. Power Gating and MTCMOS assuming static and dynamic power consumption of a low low power voltage level shifter has presented here. Cutting back ...
System level clock tree synthesis for power optimization
DATE '07: Proceedings of the conference on Design, automation and test in EuropeThe clock tree is the interconnect net on Systems-on-Chip (SoCs) with the heaviest load and consumes up to 40% of the overall power budget. Substantial savings of the overall power dissipations are possible by optimizing the clock tree. Although these ...
Comments