A framework for heterogeneous specification and design of electronic embedded systems in SystemC

Abstract

This work proposes a methodology which enables heterogeneous specification of complex, electronic systems in SystemC supporting the integration of components under different models of computation (MoCs). This feature is necessary in order to deal with the growing complexity, concurrency, and heterogeneity of electronic embedded systems. The specification methodology is based on the SystemC standard language. Nevertheless, the use of SystemC for heterogeneous system specification is not straightforward. The first problem to be addressed is the efficient and predictable mapping of untimed events required by abstract MoCs over the discrete-event MoC on which the SystemC simulation kernel is based. This mapping is essential in order to understand the simulation results provided by the SystemC model of those MoCs. The specification methodology proposes the set of rules and guidelines required by each specific MoC. Moreover, the methodology supports a smooth integration of several MoCs in the same system specification. A set of facilities is provided covering the deficiencies of the language. These facilities constitute the methodology-specific library called HetSC. The methodology and associated library have been demonstrated to be useful for the specification of complex, heterogeneous embedded systems supporting essential design tasks such as performance analysis and SW generation.

References

1. Amdahl, G. M. 1967. Validity of the single-processor approach to achieving large scale computing capabilities. In Proceedings of the American Federation of Information Processing Societies National Semi Annual Computer Conference (AFIPS) (Atlantic City, NJ, Apr. 18--20). AFIP Press, Reston, VA, 133--148.
2. Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., and Sangiovanni-Vincentelli, A. 2003. Metropolis: An integrated electronic system design environment. IEEE Comput. Mag. (Apr.).
3. Benveniste, E. A. and Berry, G. 1991. The synchronous approach to reactive and real-time systems. Proc. IEEE. 79, 9.
4. Brooks, C., Lee, E. A., Liu, X., Neuendorffer, S., Zhao, Y., and Zieng, H. 2005. Ptolemy II heterogeoneous concurrent modeling and design in Java. Volume1: Introduction to Ptolemy II. Tech. Memo. UCB/ERL M05/21. V5.0. July. http://www.ptolemy.eecs.berkeley.edu./
5. ETSI/EN. 1998a. ETSI/EN 301 245. Digital cellular telecommunications system (phase 2); enhanced full rate (EFR) speech transcoding. http://www.etsi.com.
6. ETSI/EN. 1998b. ETSI/EN 301 244. Digital cellular telecommunications system (phase 2); ANSI-C code for the GSM enhanced full rate (EFR) speech codec. http://www.etsi.com.
7. ETSI/EN. 1998c. ETSI/EN 301 250. Digital cellular telecommunications system (phase 2); test sequences for the GSM enhanced full rate (EFR) speech code. http://www.etsi.com.
8. Fernandez, V., Herrera, F., Sanchez, P., Villar, E., and Blasco, F. 2003. Embedded software generation from systemC for platform based design. In SystemC: Methodologies and Applications, W. Mueller et al., eds. Kluwer.
9. Geppert, L. 2000. Electronic design automation. IEEE Spectrum, 37, 1 (Jan.).
10. Ghenassia, F. 2005. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Kluwer.
11. Grötker, T., Liao, S., Martin, G., and Swan, S. 2002. System Design with SystemC. Kluwer.
12. Herrera, F., Sánchez, P., and Villar, E. 2005. Heterogeneous system-level specification in SystemC. In Advances in Design and Specification Languages for SoCs, P. Boulet, ed. Springer.
13. Herrera, F., Sánchez, P., and Villar, E. 2004. Modeling and design of CSP, KPN and SR systems with SystemC. In Languages for System Specification, C. Grim, ed. Kluwer, 133--148.
14. Herrera, F. and Villar, E. 2006a. Mixing synchronous reactive and untimed models of computation in SystemC. In Applications of Specification and Design Languages for SoCs, A. Vachux, ed. Springer.
15. Herrera, F. and Villar, E. 2006b. A framework for embedded system specification under different models of computation in SystemC. In Proceedings of the Design Automation Conference (DAC), (San Francisco, CA, Jul.).
16. HETSC. 2006. HetSC website. http://www.teisa.unican.es/HetSC.
17. HOARE, C. A. R. 1978. Communicating sequential processes. Commun. ACM 21, 8.
18. IEEE Computer Society. 2006. IEEE Standard SystemC Language Reference Manual. IEEE Std 1666, Mar. http://standards.ieee.org/getieee/1666/index.html.
19. Itrs. 2005. International Technology Roadmap for Semiconductors: Edition. http://www.itrs.net/Links/2005ITRS/Home2005.htm.
20. Jantsch, A. 2004. Modeling Embedded Systems and SoCs. Morgan Kaufmann, Elsevier Science.
21. Kahn, G. 1974. The semantics of a simple language for parallel programming. In Proceedings of the International Federation for Information Processing Working Conference on Data Sematics (IFIP), vol. 74. North-Holland.
22. Lee, E. A. and Messerschmitt, D. G. 1987. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 36, 1.
23. Lee, E. A. and Park, T. M. 1995. Dataflow process networks. Proc. IEEE.
24. Lee, E. A. and Sangiovanni-Vincentelli, A. 1998. A framework for comparing models of computation. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 17, 12.
25. Lee, E. A. 2006. The problem with threads. IEEE Computer 36, 5(May), 33--42. Also U.C. Berkeley EECS Department Tech. Rep. UCB/EECS-2006-1 http://www.eecs.berkeley. edu/Pubs/TechRpts/2006/EECS-2006-1.html.
26. Mathaikutty, D., Patel, H. D., Talpin, J. P., Jantsch, A., and Shukla, S. K. 2004. Correctness preserving design refinements in a functional programming framework for concurrent reactive system design. FERMAT Tech. Rep. 2004-23.
27. Mueller, W., Rosenstiel, and Ruf, J. 2003. SystemC: Mehtodologies and Applications. Kluwer.
28. Osci. 2004. SystemC synthesizeable subset draft 1.1.18. www.systemc.org.
29. Osci. 2003. SystemC verification standard. www.systemc.org.
30. Patel, H., Mathaikutty, D., and Shukla, S. K. 2004. Implementing multi-MoC extensions for SystemC: Adding CSP and FSM kernels for heterogeneous modeling. Tech. Rep. FERMAT.
31. Patel, H. D. AND Shukla, S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modelling: A Framework for Multi-MoC Modelling and Simulation. Kluwer.
32. Pino, J. L., Ha, S., Lee, E. A., and Buck, J. T. 1995. SW synthesis for DSP using Ptolemy. J. VLSI Proc. 9, 1, 7--21.
33. Posadas, H., Herrera, F., Fernandez, V., Sanchez, P., and Villar, E. 2004a. Single source design environment for embedded systems based on SystemC. J. Des. Autom. Embedded Syst. 9, 4, 293--312.
34. Posadas, H., Herrera, F., Sanchez, P., Villar, E., and Blasco, F. 2004b. System-Level performance analysis in SystemC. In Proceedings of the Design Automation and Test in Europe (DATE) Conference (Paris, Feb.).
35. Rose, A., Swan, A., Pierce, J., and Fernández, J. M. 2005. Transaction Level Modeling in SystemC. www.systemc.org.
36. Sander, I. 2003. System modeling and design refinement in ForSyDe. Thesis of the Royal Technical School (KTH). Stockholm.
37. SPIRIT. 2006. The SPIRIT consortium. www.spiritconsortium.com.
38. SWGEN. 2006. SWGEN website. www.teisa.unican.es/SWGen.
39. Systemc-AMS. 2006. Systemc-AMS website. www.systemc-ams.org.

Index Terms

• Computing methodologies

  • Modeling and simulation

    • Model development and analysis

      • Modeling methodologies

• Theory of computation

  • Models of computation

  • Semantics and reasoning

    • Program reasoning

      • Program specifications