Tayeb Bouhadiba
Florence Maraninchi
ABSTRACT
Transaction-Level Modeling (TLM) for systems-on-a-chip (SoCs) has become a standard in the industry, using SystemC. With SystemC/TLM, it is possible to develop an executable virtual prototype of a hardware platform, so that software developers can start writing code long before the actual chip is available. A hardware model in SystemC/TLM can be very abstract, compared to the detailed RTL model. It is clearly component-based, with guidelines defining how components should be designed for use in any TLM context. However, these guidelines are quite informal for the moment. In this paper, we establish a structural correspondence between functional SystemC/TLM models and a formal component-model for embedded systems called 42, for which we have defined a notion of control contract, and an execution mode for systems made of components' contracts. This is a way of formalizing the principles of functional SystemC/TLM. Moreover, it allows the combined use of SystemC/TLM components with 42 components. Demonstrating that such a combined use is possible is key to the adoption of formal components' definitions in the community of TLM users.
- T. Bouhadiba and F. Maraninchi. Contract-based coordination of hardware components for the development of embedded software. In COORDINATION'09, Lisbon, Portugal, June 2009. Google Scholar
Digital Library
- J. Buck, S. Ha, E. Lee, and D. Messerschmitt. Ptolemy: a framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, 4:155--182, April 1994.Google Scholar
- The Spirit Consortium. IP-XACT 1.4 specification. www.spiritconsortium.org/releases/1.4.Google Scholar
- J. Cornet, F. Maraninchi, and L. Maillet-Contoz. A method for the efficient development of timed and untimed transaction-level models of systems-on-chip. In DATE, Munich, Germany, Mar. 2008. Google ScholarDigital Library
- F. Ghenassia. Transaction Level Modeling With SystemC: TLM Concepts And Applications for Embedded Systems. Springer-Verlag, 2005. Google ScholarDigital Library
- P. Herber, J. Fellmuth, and S. Glesner. Model checking SystemC designs using timed automata. In CODES/ISSS '08, pages 131--136, New York, NY, USA, 2008. ACM. Google ScholarDigital Library
- G. J. Holzmann. The model checker spin. IEEE Transactions on Software Engineering, 23(5):279--295,May 1997. Google ScholarDigital Library
- K. G. Larsen, P. Pettersson, and W. Yi. Uppaal in a Nutshell. Int. Journal on Software Tools for Technology Transfer, 1(1{2):134--152, Oct. 1997.Google Scholar
- F. Maraninchi and T. Bouhadiba. 42: Programmable models of computation for a component-based approach to heterogeneous embedded systems. In ACM GPCE, Salzburg, Austria, Oct. 2007. Google ScholarDigital Library
- F. Maraninchi, M. Moy, C. Helmstetter, J. Cornet, C. Traulsen, and L. Maillet-Contoz. SystemC/TLM semantics for heterogeneous system-on-chip validation. In NEWCAS/TAISA, Montreal, Canada, June 2008.Google ScholarCross Ref
- K. L. Mcmillan. The SMV system, Nov. 06 1992.Google Scholar
- M. Moy, F. Maraninchi, and L. Maillet-Contoz. The extraction tool for SystemC descriptions of systems-on-a-chip. In EMSOFT, New-York, USA, Sept. 2005. Google ScholarDigital Library
- M. Moy, F. Maraninchi, and L. Maillet-Contoz. LusSy: an open tool for the analysis of systems-on-a-chip at the transaction level. Design Automation for Embedded Systems, 10(2--3), Sept. 2006.Google Scholar
- B. Niemann and C. Haubelt. Formalizing TLM with communicating state machines. In Forum on specification&Design Languages (FDL), pages 285--293, 2006.Google Scholar
- Open SystemC Initiative. IEEE 1666 Standard: SystemC Language Reference Manual, 2005. http://www.systemc.org/.Google Scholar
- O. Ponsini and W. Serwe. A schedulerless semantics of TLM models written in SystemC via translation into LOTOS. In 15th international symposium on formal methods, pages 278--293, 2008. Google ScholarDigital Library
Index Terms
- Formal and executable contracts for transaction-level modeling in SystemC
Recommendations
From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study
SBCCI '03: Proceedings of the 16th symposium on Integrated circuits and systems designTransaction level (TL) modeling is regarded today as the next step in the direction of complex integrated circuits and systems design entry. This means that as this modeling level definition evolves, automated synthesis tools will increasingly support ...
Verification of Transaction-Level SystemC models using RTL Testbenches
MEMOCODE '03: Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-DesignSystem architects working on SoC design havetraditionally been hampered by the lack of a coherentemethodology for architecture evaluation and coverificationof hardware and software. SystemC 2.0facilitates the development of Transaction-Level Models(TLMs)...
System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC
IPDPS '03: Proceedings of the 17th International Symposium on Parallel and Distributed ProcessingTo cope with the increasing demand for higher computational power and flexibility, dynamically re-configurable blocks become an important part inside a system-on-chip. Several methods have been proposed to incorporate their reconfiguration aspects in to ...
Comments