Skip header Section
Skip Bibliometrics Section
Analysis and Design of Analog Integrated CircuitsFebruary 2001
Skip Abstract Section
Abstract
From the Publisher:
A comprehensive treatment of analog integrated circuit analysis and design starting from the basics and through current industrial practices. The authors combine bipolar, CMOS and BiCMOS analog integrated-circuit design into a unified treatment that stresses their commonalties and highlights their differences.
Cited By
- Singh P, Gupta M, Aggarwal B and Rai S (2022). Wideband High Gain Active Feedback Transimpedance Amplifier, Wireless Personal Communications: An International Journal, 123:3, (2721-2736), Online publication date: 1-Apr-2022.
Abel I and Graeb H (2022). FUBOCO: Structure Synthesis of Basic Op-Amps by FUnctional BlOck COmposition, ACM Transactions on Design Automation of Electronic Systems, 27:6, (1-27), Online publication date: 30-Nov-2022.- Hasler J A Senior-Level Analog IC Design Course built on Open-Source Technologies Proceedings of the Great Lakes Symposium on VLSI 2022, (537-542)
- Takagi S and Sato H (2021). Design methodology of LC‐simulation type filters using OTAs to minimize output noise, Electronics and Communications in Japan, 104:2, Online publication date: 24-Apr-2021.
- Tadić N, Dervić A, Erceg M and Zimmermann H (2021). A 40 μW–30 mW generated power, 280 Ω–1.68 kΩ load resistance CMOS controllable constant-power source for thermally-based sensor applications, Analog Integrated Circuits and Signal Processing, 106:3, (593-613), Online publication date: 1-Mar-2021.
- Jiang M, Papistas I and Pavlidis V Cost Modeling and Analysis of TSV and Contactless 3D-ICs Proceedings of the 2020 on Great Lakes Symposium on VLSI, (519-524)
- Ghodrati S, Sharma H, Kinzer S, Yazdanbakhsh A, Park J, Kim N, Burger D and Esmaeilzadeh H Mixed-Signal Charge-Domain Acceleration of Deep Neural Networks through Interleaved Bit-Partitioned Arithmetic Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques, (399-411)
- Park Y and Yuan F (2019). All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing, Analog Integrated Circuits and Signal Processing, 102:2, (427-443), Online publication date: 1-Feb-2020.
- Wen K, Liu S and Li Y (2020). A voltage-adjustable output-capacitorless LDO regulator with split-length current mirror compensation and overshoot/undershoot reduction, Analog Integrated Circuits and Signal Processing, 105:3, (459-470), Online publication date: 1-Dec-2020.
- Mathew M, Hart B and Hayatleh K (2019). Design of a low-current shunt-feedback transimpedance amplifier with inherent loop-stability, Analog Integrated Circuits and Signal Processing, 99:3, (539-545), Online publication date: 1-Jun-2019.
- Monfaredi K (2019). Distributed Unique-Size MOS Technique, Circuits, Systems, and Signal Processing, 38:2, (512-528), Online publication date: 1-Feb-2019.
- Pourabdollah M (2019). A new low-power compact 86 db linear range exponential function generator and its application in a VGA, Analog Integrated Circuits and Signal Processing, 99:3, (483-490), Online publication date: 1-Jun-2019.
- Tadić N, Dervić A, Erceg M, Goll B and Zimmermann H (2019). 1.3 V supply voltage, high bandwidth, 100 nA minimum amplitude BiCMOS voltage-controlled current source, Analog Integrated Circuits and Signal Processing, 98:1, (209-219), Online publication date: 1-Jan-2019.
- Shahsavari S and Saberi M (2019). A Power-Efficient CMOS Active Rectifier with Circuit Delay Compensation for Wireless Power Transfer Systems, Circuits, Systems, and Signal Processing, 38:3, (947-966), Online publication date: 1-Mar-2019.
- Tavassoli M and Jalali A (2018). Analysis of an Enhanced-Q N-Path Filter with Improved Even-Order Harmonic Rejection, Circuits, Systems, and Signal Processing, 37:3, (939-964), Online publication date: 1-Mar-2018.
- Singh P, Gupta M and Bansal U (2018). Wideband transimpedance amplifier using negative capacitance and capacitive feedback, Analog Integrated Circuits and Signal Processing, 97:2, (269-279), Online publication date: 1-Nov-2018.
- Martev D, Hampel S and Schlichtmann U (2018). Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26:11, (2395-2405), Online publication date: 1-Nov-2018.
- Sanjay R, Senthil Rajan V and Venkataramani B (2018). A low-power low-noise and high swing biopotential amplifier in 0.18 µm CMOS, Analog Integrated Circuits and Signal Processing, 96:3, (565-576), Online publication date: 1-Sep-2018.
- Shokouhifar M and Jalali A (2017). Simplified symbolic transfer function factorization using combined artificial bee colony and simulated annealing, Applied Soft Computing, 55:C, (436-451), Online publication date: 1-Jun-2017.
- Li X, Zhou L, Chen Y, Zhang Y, Cao C and Guo D (2016). A curvature-compensated CMOS bandgap with negative feedback technique, Microelectronics Journal, 52:C, (104-110), Online publication date: 1-Jun-2016.
- Ghonoodi H, Miar-Naimi H and Gholami M (2016). Analysis of frequency and amplitude in CMOS differential ring oscillators, Integration, the VLSI Journal, 52:C, (253-259), Online publication date: 1-Jan-2016.
- Bai Y, Song Y, Bojnordi M, Shapiro A, Friedman E and Ipek E (2016). Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24:4, (1266-1279), Online publication date: 1-Apr-2016.
- (2015). Analyzing the code, IEEE Spectrum, 52:6, (50-51), Online publication date: 1-Jun-2015.
- Crotti M, Rech I, Acconcia G, Gulinatti A and Ghioni M (2015). A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23:12, (2819-2828), Online publication date: 1-Dec-2015.
- Bohannon E, Washburn C and Mukund P (2014). An ultra-thin oxide sub-1 V CMOS bandgap voltage reference, International Journal of Circuit Theory and Applications, 42:8, (842-857), Online publication date: 1-Aug-2014.
- Radjen D, Anderson M, Sundström L and Andreani P (2014). A low-power 2nd-order CT delta-sigma modulator with a single operational amplifier, Analog Integrated Circuits and Signal Processing, 80:3, (387-397), Online publication date: 1-Sep-2014.
- Tang X and Pun K (2014). New fully-differential amplifier-less pipelined ADC with wide power scalability and ERBW, Analog Integrated Circuits and Signal Processing, 80:3, (427-435), Online publication date: 1-Sep-2014.
- Soleimani M, Khoei A and Hadidi K (2014). Design of current-mode modular programmable analog CMOS FLC, Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology, 26:1, (63-76), Online publication date: 1-Jan-2014.
- Mohanram K, Yang X, Rostami M, Liu G and Balandin A Ambipolar circuits for analog, mixed-signal, and radio-frequency applications Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, (1-6)
- Fathabadi H and Mastorakis N On design and control of oscillation using limit cycles Proceedings of the 6th WSEAS international conference on Computer Engineering and Applications, and Proceedings of the 2012 American conference on Applied Mathematics, (429-435)
- Phyu M, Fu K, Goh W and Yeo K (2011). Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19:1, (1-9), Online publication date: 1-Jan-2011.
- Meganathan D (2011). A 24.5 mW, 10-bit, 50 MS/sec CMOS pipelined analogue-to-digital converter, International Journal of High Performance Systems Architecture, 3:4, (184-201), Online publication date: 1-Feb-2011.
- Singhee A and Rutenbar R (2010). Why quasi-Monte Carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29:11, (1763-1776), Online publication date: 1-Nov-2010.
- Chehrazi S, Mirzaei A and Abidi A (2010). Noise in current-commutating passive FET mixers, IEEE Transactions on Circuits and Systems Part I: Regular Papers, 57:2, (332-344), Online publication date: 1-Feb-2010.
- Van Der Horst M, Linnenbank A, Serdijn W and Long J (2010). Systematic design of a transimpedance amplifier with specified electromagnetic out-of-band interference behavior, IEEE Transactions on Circuits and Systems Part I: Regular Papers, 57:3, (530-538), Online publication date: 1-Mar-2010.
- Wang H, Zhang L and Yu Z (2010). A wideband inductorless LNA with local feedback and noise cancelling for low-power low-voltage applications, IEEE Transactions on Circuits and Systems Part I: Regular Papers, 57:8, (1993-2005), Online publication date: 1-Aug-2010.
- Callegari S, Pareschi F, Setti G and Soma M (2010). Complex oscillation-based test and its application to analog filters, IEEE Transactions on Circuits and Systems Part I: Regular Papers, 57:5, (956-969), Online publication date: 1-May-2010.
- Salam K Analysis of single-ended CMOS differential amplifier with active load Proceedings of the International Conference and Workshop on Emerging Trends in Technology, (895-898)
- Namazi A, Nourani M and Saquib M (2010). A fault-tolerant interconnect mechanism for NMR nanoarchitectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18:10, (1433-1446), Online publication date: 1-Oct-2010.
- Namazi A and Nourani M (2010). Gate-level redundancy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18:5, (775-786), Online publication date: 1-May-2010.
- Han D, Kim B and Chatterjee A (2010). DSP-driven self-tuning of RF circuits for process-induced performance variability, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18:2, (305-314), Online publication date: 1-Feb-2010.
- Durisi G, Schuster U, Bölcskei H and Shamai S (2010). Noncoherent capacity of underspread fading channels, IEEE Transactions on Information Theory, 56:1, (367-395), Online publication date: 1-Jan-2010.
- Wu T, Syu J and Meng C (2009). Analysis and design of the 0.13-µm CMOS shunt-series series-shunt dual-feedback amplifier, IEEE Transactions on Circuits and Systems Part I: Regular Papers, 56:11, (2373-2383), Online publication date: 1-Nov-2009.
- Maurath D, Andreou C and Manoli Y A novel 0.5 V 15 μW 1.3 MHz temperature-compensated analog PWM-controller for switch-mode converters Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, (323-326)
- Lo I, Wang X, Boric-Lubecke O, Hong Y and Song C Wide-band 0.25µm CMOS passive mixer Proceedings of the 4th international conference on Radio and wireless symposium, (475-478)
- Ubmuller T, Weigel R and Eickhoff R Highly integrated fractional-n synthesizer for locatable wireless sensor nodes Proceedings of the 2009 IEEE international conference on Communications, (3218-3222)
- Ng D, Kwong D and Wong N (2009). A 30µW CMOS bandgap reference featuring a 1.5-6mA output driving current and a Miller-effect startup circuit, Microelectronics Journal, 40:11, (1514-1522), Online publication date: 1-Nov-2009.
- Zheng R, Xing J, Lin Z and Zhang J Oscillator design based on frequency jitter technique Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication, (299-302)
- Aminzadeh H and Mafinezhad K On the power efficiency of cascode compensation over Miller compensation in two-stage operational amplifiers Proceedings of the 2008 international symposium on Low Power Electronics & Design, (283-288)
- Agarwal A and Shekhar C (2008). Figure-of-merit-based area-constrained design of differential amplifiers, VLSI Design, 2008:2, (1-5), Online publication date: 15-Jan-2008.
- Wang V and Marković D Linear analysis of random process variability Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, (292-296)
- Constantinescu F, Nitescu M, Gheorghe A and Marin C A method for one port and two-port RC circuit synthesis Proceedings of the 7th conference on Circuits, systems, electronics, control and signal processing, (124-127)
- Jantos P, Grzechca D, Golonek T and Rutkowski J Global parametric faults in analogue integrated circuits Proceedings of the 2nd conference on European computing conference, (281-286)
- Gentilini R, Schneider K and Dreyer A Three-valued automated reasoning on analog properties Proceedings of the 17th ACM Great Lakes symposium on VLSI, (485-488)
- Ramos F, Caldeira L and Pimenta T A programmable voltage reference optimized for power management applications Proceedings of the 20th annual conference on Integrated circuits and systems design, (36-41)
- Nuzzo P, Bernardinis F and Vincentelli A (2006). Platform-based mixed signal design, Analog Integrated Circuits and Signal Processing, 49:3, (343-358), Online publication date: 1-Dec-2006.
- Lam Y, Ki W and Tsui C Adaptively-biased capacitor-less CMOS low dropout regulator with direct current feedback Proceedings of the 2006 Asia and South Pacific Design Automation Conference, (104-105)
- Goyal P, Lai X and Roychowdhury J A fast methodology for first-time-correct design of PLLs using nonlinear phase-domain VCO macromodels Proceedings of the 2006 Asia and South Pacific Design Automation Conference, (291-296)
- Li Z, Lai F and Yu M Low-noise high-precision operational amplifier using vertical NPN transistor in CMOS technology Proceedings of the 16th ACM Great Lakes symposium on VLSI, (123-126)
- Sheahan B, Fattaruso J, Wong J, Muth K and Murmann B 4.25 Gb/s laser driver Proceedings of the 43rd annual Design Automation Conference, (863-866)
- Hamoui A, Alhajj T and Taherzadeh-Sani M Behavioral modeling of Opamp gain and dynamic effectsfor power optimization of Delta-Sigma modulators and pipelined ADCs Proceedings of the 2006 international symposium on Low power electronics and design, (330-333)
- Li J, Zeng X, Zhang J, Xie L, Deng H and Guo Y (2006). Design of an ADC for subsampling video applications, Analog Integrated Circuits and Signal Processing, 49:3, (303-312), Online publication date: 1-Dec-2006.
- Mohd-Yasin F, Yap M and Reaz M CMOS instrumentation amplifier with offset cancellation circuitry for biomedical application Proceedings of the 5th WSEAS international conference on System science and simulation in engineering, (168-171)
- Bhat M and Jamadagni H Static power minimization in current-mode circuits Proceedings of the 2005 Asia and South Pacific Design Automation Conference, (1220-1223)
- Tu C, Liu B and Chen H (2005). An analog correlator for ultra-wideband receivers, EURASIP Journal on Advances in Signal Processing, 2005, (455-461), Online publication date: 1-Jan-2005.
- Gupta V and Rincon-Mora G Predicting and Designing for the Impact of Process Variations and Mismatch on the Trim Range and Yield of Bandgap References Proceedings of the 6th International Symposium on Quality of Electronic Design, (503-508)
- Kara S, Kemaloğlu S, Şener F, Okandan M and Erkan M (2004). Portable Stimulator Design Aimed at Differentiating Facial Nerves from Normal Tissues, Journal of Medical Systems, 28:2, (177-182), Online publication date: 1-Apr-2004.
- Murmann B and Boser B (2004). Digitally Assisted Analog Integrated Circuits, Queue, 2:1, (64-71), Online publication date: 1-Mar-2004.
- Quan S and Wey C A noise optimization technique for codesign of CMOS radio-frequency low noise amplifiers and low-quality spiral inductors Proceedings of the 14th ACM Great Lakes symposium on VLSI, (178-182)
- Mansour M, Mansour M and Mehrotra A Analysis of MOS cross-coupled LC-tank oscillators using short-channel device equations Proceedings of the 2004 Asia and South Pacific Design Automation Conference, (181-185)
- Kara S and Okandan M (2003). Sphincter Muscle Stimulator to Be Used Before Treating Anal Atresia, Journal of Medical Systems, 27:5, (475-478), Online publication date: 1-Oct-2003.
- Burmen A, Puhan J and Tuma T Defining Cost Functions for Robust IC Design and Optimization Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
- Fathi E A 3-V digital-audio sigma-delta modulator in 0.35-µm CMOS Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, (1-7)
- Paul A, Jeyakumar A and Neelakantan P Power minimization strategy in MOS transistors using quasi-floating-gate Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, (1-9)
- Ferrández J, Sacristán M, Rodellar V and Gomez P A high level synthesis of an auditory mechanical to neural transduction circuit Proceedings of the Artificial and natural neural networks 7th international conference on Computational methods in neural modeling - Volume 1, (678-685)
- Nourani M and Attarha A (2002). Signal Integrity, Journal of Electronic Testing: Theory and Applications, 18:4-5, (539-554), Online publication date: 1-Aug-2002.
- Sugawara T, Miyanaga Y and Yoshida N A Design of Analog C-Matrix Circuits used for Signal/Data Processing Proceedings of the 2002 Asia and South Pacific Design Automation Conference
- Sahu B and Dutta A Automatic Synthesis of CMOS Operational Amplifiers Proceedings of the 2002 Asia and South Pacific Design Automation Conference
- Ha Y, Li M and Liu A (2001). A New CMOS Buffer Amplifier Design Used in Low Voltage MEMSInterface Circuits, Analog Integrated Circuits and Signal Processing, 27:1-2, (7-17), Online publication date: 1-Apr-2001.
- Iyer M and Bushnell M (1999). Effect of Noise on Analog Circuit Testing, Journal of Electronic Testing: Theory and Applications, 15:1-2, (11-22), Online publication date: 1-Aug-1999.
- Sarpeshkar R, Lyon R and Mead C (1997). A Low-Power Wide-Linear-Range Transconductance Amplifier, Analog Integrated Circuits and Signal Processing, 13:1-2, (123-151), Online publication date: 1-May-1997.
- Wünsche W, Clauβ C, Schwarz P and Winkler F Microsystem Design Using Simulator Coupling Proceedings of the 1997 European conference on Design and Test
- Filanovsky I and Oliveira L Using “reconciliation” model for calculation of harmonics in a MOS transistor stage operating in moderate inversion 2016 IEEE International Symposium on Circuits and Systems (ISCAS), (474-477)
Recommendations
Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeReliability is one of the major concerns in designing integrated circuits in nanometer CMOS technologies. Problems related to transistor degradation mechanisms like NBTI/PBTI or soft gate breakdown cause time-dependent circuit performance degradation. ...
Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThis work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...