ABSTRACT
No abstract available.
Recommendations
Packing Techniques for Virtex-5 FPGAs
Packing is a key step in the FPGA tool flow that straddles the boundaries between synthesis, technology mapping and placement. Packing strongly influences circuit speed, density, and power, and in this article, we consider packing in the commercial FPGA ...
(When) will FPGAs kill ASICs? (panel session)
DAC '01: Proceedings of the 38th annual Design Automation ConferenceThere was a time - in the dim historical past - when foundries actually made ASICs with only 5000 to 50,000 logic gates. But FPGAs and CPLDs conquered those markets and pushed ASIC silicon toward opportunities with more logic, volume, and speed. Today'...
Session details: Oral Session 3: Multimedia Applications (Oral presentations)
ICMR '17: Proceedings of the 2017 ACM on International Conference on Multimedia Retrieval
Comments