Jianfeng Zhang
Paul Chow
Abstract
The Conventional Coordinate Rotation Digital Computer (CORDIC) algorithm has been widely used in many applications, particularly in Direct Digital Frequency Synthesizers (DDS) and Fast Fourier Transforms (FFT). However, CORDIC is constrained by the excessive number of iterations, angle data path, and scaling factor compensation. In this article, an enhanced adaptive recoding CORDIC (EARC) is proposed. It uses the enhanced adaptive recoding method to reduce the required iterations and adopts the trigonometric transformation scheme to scale up the rotation angles. Computing sine and cosine is used first to compare the core functionality of EARC with basic CORDIC; then a 16-bit DDS and a 1,024-point FFT based on EARC are evaluated to demonstrate the benefits of EARC in larger applications. All the proposed architectures are validated on a Virtex 5 FPGA development platform. Compared with a commercial implementation of CORDIC, EARC requires 33.3% less hardware resources, provides a twofold speedup, dissipates 70.4% less power, and improves accuracy in terms of the Bit Error Position (BEP). Compared to the state-of-the-art Hybrid CORDIC, EARC reduces latency by 11.1% and consumes 17% less power. Compared with a commercial implementation of DDS, the dissipated power of the proposed DDS is reduced by 27.2%. The proposed DDS improves Spurious-Free Dynamic Range (SFDR) by nearly 7 dBc and dissipates 21.8% less power when compared with a recently published DDS circuit. The FFT based on EARC dissipates a factor of 2.05 less power than the commercial FFT even when choosing the 100% toggle rate for the FFT based on EARC and the 12.5% toggle rate for the commercial FFT. Compared with a recently published FFT, the FFT based on EARC improves Signal-to-Noise Ratio (SNR) by 8.9 dB and consumes 7.78% less power.
- S. Aggarwal and K. Khare. 2012. Hardware efficient architecture for generating sine/cosine waves. In VLSID'12 Proceedings of the 2012 25th International Conference on VLSI Design (VLSID). IEEE, Washington, DC, 57--61. Google Scholar
Digital Library
- A. Agrawal and R. Mehra. 2013. Efficient rectangular to polar conversion for multiband and multimode wireless communications. International Journal of Computer Applications (IJCA) 64, 20 (Feb. 2013), 31--37.Google ScholarCross Ref
- Ray Andraka. 1998. A survey of CORDIC algorithms for FPGA based computers. In Proceedings of the 1998 ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays (FPGA'98). ACM, New York, NY, 191--200. Google ScholarDigital Library
- J. G. Andrews, A. Ghosh, and R. Muhamed. 2007. Fundamentals of WiMAX: Understanding Broadband Wireless Networking (1st. ed.). Prentice Hall. Google ScholarDigital Library
- F. Cardells-Tormo and J. Valls-Coquillat. 2001. Optimization of direct dlgital frequency synthesisers based on CORDlC. Electronics Letters 37, 21 (Oct. 2001), 1278--1280.Google ScholarCross Ref
- J. Francisco, S. Miguel, J. Hormigo, J. Villalba, and E. Zapata. 2010. Enhanced scaling-free CORDIC. IEEE Transactions on Circuits and Systems 57, 7 (July 2010), 1654--1662. Google ScholarDigital Library
- X. Hu, R. Harber, and S. Bass. 1991. Expanding the range of convergence of the CORDIC algorithm. IEEE Transactions on Computing 40, 1 (Jan. 1991), 13--21. Google ScholarDigital Library
- Y. Hu. 1992. The quantization effects of the CORDIC algorithm. IEEE Transactions on Signal Processing 40, 4 (April 1992), 834--844. Google ScholarDigital Library
- Maher Jridi. 2009. Direct digital frequency synthesizer with CORDIC algorithm and taylor series approximatation for digital receivers. European Journal of Scientific Research 30, 4 (May 2009), 542--553.Google Scholar
- Ying-Shen Juang, Lu-Ting Ko, Jwu-E. Chen, Tze-Yun Sung, and Hsi-Chin Hsin. 2012. Optimization and implementation of scaling-free CORDIC-based direct digital frequency synthesizer for body care area network systems. Computational and Mathematical Methods in Medicine 2012 (Sept. 2012), 651564:1--9.Google Scholar
- Ying-Shen Juang, Tze-Yun Sung, Lu-Ting Ko, and Ching-Iang Li. 2013. FPGA implementation of a CORDIC-based joint angle processor for a climbing robot. International Journal of Advanced Robotic Systems 10 (April 2013), 1--6.Google Scholar
- Chih Hsiu Lin and An Yeu Wu. 2005. Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications. IEEE Transactions on Circuits and Systems 52, 11 (Nov. 2005), 2385--2396.Google Scholar
- D. Liu, H. Liu, B. Zhang, J. Zhang, S. Wang, and Z. Liang. 2012. Low cost CORDIC-based configurable FFT/IFFT processor for OFDM systems. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E95-A, 10 (Oct. 2012), 1683--1691.Google Scholar
- K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya. 2005. Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture. IEEE Transactions on Circuits and Systems 15, 11 (Nov. 2005), 1463--1474. Google ScholarDigital Library
- Erdal Oruklu, Xin Xiao, and Jafar Saniie. 2012. Reduced memory and low power architectures for CORDIC-based FFT processors. Journal of Signal Processing Systems 66, 2 (Feb. 2012), 129--134. Google ScholarDigital Library
- Sang Yoon Park and Ya Jun Yu. 2012. Fixed-point analysis and parameter selections of MSR-CORDIC with applications to FFT designs. IEEE Transactions on Signal Processing 60, 12 (Dec. 2012), 6245--6256. Google ScholarDigital Library
- Yuanxi Peng, Manuel Saldana, Chris Madill, Xiaofeng Zou, and Paul Chow. 2014. Benefits of adding hardware support for broadcast and reduce operations in MPSoC applications. ACM Transactions on Reconfigurable Technology and Systems 7, 3 (Aug. 2014), 17:1--23. Google ScholarDigital Library
- Rohit Shukla and Kailash Chandra Ray. 2014. Low latency hybrid CORDIC algorithm. IEEE Transactions on Computing 63, 12 (Dec. 2014), 3066--3078. Google ScholarDigital Library
- Tze-Yun Sung. 2006. Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations. In IEE Proceedings - Vision Image Signal Processing. IEEE, 405--410.Google ScholarCross Ref
- J. Tierney, C. M. Rader, and B. Gold. 1971. A digital frequency synthesizer. IEEE Transactions on Audio and Electroacoustics 19, 1 (March 1971), 48--57.Google ScholarCross Ref
- J. Vankka. 1997. Methods of mapping from phase to sine amplitude in direct digital synthesis. IEEE Transactions on Audio and Electroacoustics 44, 2 (March 1997), 526--534.Google Scholar
- J. E. Volder. 1959. The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers 8, 3 (Sept. 1959), 330--334.Google Scholar
- J. S. Walther. 1971. A unified aIgorithm for eIementary functions. In AFIPS Proceedings of Spring Joint Computer Conference. ACM, New York, NY, 379--385. Google ScholarDigital Library
- Xin Xiao, Erdal Oruklu, and Jafar Saniie. 2010. Reduced memory architecture for CORDIC-based FFT. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2690--2693.Google ScholarCross Ref
- Xilinx. 2014. XPower. Retrieved from http://www.xilinx.com/products/design_tools/logic_design/verification/xpower.htm.Google Scholar
- Xilinx. 2015a. Virtex-5 FPGA user guide. Retrieved from http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.Google Scholar
- Xilinx. 2015b. Xilinx core generator system. Retrieved from http://www.xilinx.com/tools/coregen.htm.Google Scholar
- J. Zhang, H. Liu, T. Chen, D. Liu, and B. Zhang. 2013. Enhanced hardware efficient FFT processor based on adaptive recoding CORDIC. Electronics and Electrical Engineering 19, 4 (April 2013), 97--103.Google Scholar
- J. Zhang, H. Liu, W. Hu, D. Liu, and B. Zhang. 2012. Adaptive recoding CORDIC. IEICE Electronics Express 9, 8 (April 2012), 765--771.Google ScholarCross Ref
Index Terms
- An Enhanced Adaptive Recoding Rotation CORDIC
Recommendations
Memory-efficient and high-performance 2-D DCT and IDCT processors based on CORDIC rotation
MUSP'07: Proceedings of the 7th WSEAS International Conference on Multimedia Systems & Signal ProcessingTwo-dimensional discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) have been widely used in many image processing systems. In this paper, efficient architectures with parallel and pipelined structures are proposed to implement ...
Dynamic Configurable Floating-Point FFT Pipelines and Hybrid-Mode CORDIC on FPGA
ICESS '08: Proceedings of the 2008 International Conference on Embedded Software and SystemsFloating-point Fast Fourier Transform (FFT) processor and COordinate Rotation Digital Computer (CORDIC) element play important roles in communication and radar applications. But even with the rapid development of large-scale integrated circuit, it is ...
High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation
PDCAT '06: Proceedings of the Seventh International Conference on Parallel and Distributed Computing, Applications and TechnologiesTwo dimensional discrete cosine transform (DCT) and inverse DCT (IDCT) have been widely used in many image processing systems. In this paper, efficient architectures with parallel and pipelined structures are proposed to implement 8 8 DCT and IDCT ...
Comments