Li Shang
ABSTRACT
This paper analyzes the dynamic power consumption in the fabric of Field Programmable Gate Arrays (FPGAs) by taking advantage of both simulation and measurement. Our target device is Xilinx Virtex™-II family, which contains the most recent and largest programmable fabric. We identify important resources in the FPGA architecture and obtain their utilization, using a large set of real designs. Then, using a number of representative case studies we calculate the switching activity corresponding to each resource. Finally, we combine effective capacitance of each resource with its utilization and switching activity to estimate its share of power consumption. According to our results, the power dissipation share of routing, logic and clocking resources are 60%, 16%, and 14%, respectively. Also, we concluded that dynamic power dissipation of a Virtex-II CLB is 5.9μW per MHz for typical designs, but it may vary significantly depending on the switching activity.
- 1.D. Sylvester, H. Kaul, "Future Performance Challenges in Nanometer Design," Design Automation Conference," pp. 3- 8, June 2001. Google Scholar
Digital Library
- 2.E. A. Kusse, and J. Rabaey, "Low-energy embedded FPGA structures," Int. Symp. On Low Power Electronics & Design, pp. 155-160, Aug. 1998. Google ScholarDigital Library
- 3.A. Gracia, "Power consumption and optimization in field programmable gate arrays," Ph.D. thesis, Departement Communications et ~lectronique, Ecole Nationale Superieure des Telecommunications, 2000.Google Scholar
- 4.T. Osmulski, et. al., "A probabilistic power prediction tool for the Xilinx 4000-series FPGA," in Proc. 5 th Int. Wksp. Embedded/Distributed HPC Systems and Applications," pp. 776-783, May 2000. Google ScholarDigital Library
- 5.Xilinx Inc., "Virtex-II Platform FPGA Handbook," 2000.Google Scholar
- 6.Gary Yeap, "Practical Low Power Digital VLSI Design," Kluwer Academic Publishers, 1998. Google ScholarDigital Library
- 7.S. Gupta and F. N. Najm, "Analytical models for RTL power estimation of combinational and sequential circuits," IEEE Trans. on Computer-Aided Design, vol. 19, no. 7, pp. 808- 814, July 2000. Google ScholarDigital Library
- 8.A. Shen, et. al, "On average power dissipation and random pattern testability of CMOS Combinational Logic Networks," IEEE ICCAD, pp. 402-407, 1992. Google ScholarDigital Library
- Dynamic power consumption in Virtex™-II FPGA family
Recommendations
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
Clock Gated Low Power Memory Implementation on Virtex-6 FPGA
CICN '13: Proceedings of the 2013 5th International Conference on Computational Intelligence and Communication NetworksIn this work, Virtex-6 is Target 40nm FPGA Device. Xilinx ISE 14.1 is an ISE Design tool. RAM is a target design. Clock Gating is a technique which decreases clock power but increases Logic Power due to added Logic in Design. Irrespective of increase in ...
Clock Power Analysis of Low Power Clock Gated Arithmetic Logic Unit on Different FPGA
CICN '14: Proceedings of the 2014 International Conference on Computational Intelligence and Communication NetworksThis paper, deals with Latch Free Clock Gating technique for reduction of clock power and total power consumption in Low Power Arithmetic and Logic Unit and we have analysed power reduction on different FPGA devices. Without latch free clock gating ...
Comments