Alexandre E. Eichenberger
Supplemental Material
Available for Download
- AKP83.J.R. Allen, K. Kennedy, C. Porterfield, J. Warren. Conversion of control dependences to data dependences, Conf. Record of POPL-10, 1983. Google Scholar
Digital Library
- Aug99.D. August et al., The Program Decision Logic Approach to Predicated Execution, Proc. of the 26th Intl. Symp. on Computer Architecture, 1999. Google ScholarDigital Library
- Bra84.R. Brayton et al., Logic Minimization Algorithms for VLSI Synthesis, Kluwer Acad. Pub., 1984. Google ScholarDigital Library
- Bry86.R.E. Bryant. Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transaction on Computers, C35(8), 1986. Google ScholarDigital Library
- Car99.L. Carter et al., Predicated Static Single Assignment, in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1999. Google ScholarDigital Library
- Cha91.P. Chang et al., IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors, Proc. 18th Int'l Symp. Computer Architecture, 1991. Google ScholarDigital Library
- DT93.J. Dehnert and R. Towle. Compiling for the Cydra-5. Journal of Supercomputing, 7(1), 1993 Google ScholarDigital Library
- Fis81.J. Fisher, Trace scheduling: a technique for global microcode compaction, IEEE Trans. on Comp, C-30:478-490, 1981.Google ScholarDigital Library
- HD86.P. Y. T. Hsu and E. S. Davidson, Highly concurrent scalar processing, in Proc. 13th Ann. Int'l Symp. Computer Architecture, 1986. Google ScholarDigital Library
- Hwu93.W. Hwu et al., The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, 1993, 229-248. Google ScholarDigital Library
- JS96.R. Johnson, M. Schlansker. Analysis techniques for predicated code. Proc. 29th Ann. IEEE/ACM Intl. Symp. on Microarchitecture, 1996. Google ScholarDigital Library
- KSR94.V. Kathail, M. Schlansker, B. R. Rau, HPL PlayDoh Architecture Specification: Version 1.1, Computer Systems Laboratory, Hewlett Packard Technical Report HPL-93-80(R.1), 2000.Google Scholar
- Ma92.S. Mahlke et al., Effective compiler support for predicated execution using the hyperblock, Proc. of the 25th Intl Symp. on Microarchitecture (MICRO-25), pp. 45-54, 1992. Google ScholarDigital Library
- Ma96.S. A. Mahlke, Exploiting Instruction Level Parallelism In the Presence of Conditional Branches, Ph.D. Thesis, University of Illinois at Urbana-Champaign, 1996. Google ScholarDigital Library
- Rau98.B. R. Rau, V. Kathail, S. Aditya, Machine Description Driven Compilers for EPIC Processors, Technical Report HPL-98-40, Hewlett-Packard Laboratories, 1998.Google Scholar
- SMJ99.M. Schlansker, S. Mahlke, R. Johnson. Control CPR: A Branch Height Reduction Optimization For EPIC Architectures. PLDI, 1999. Google ScholarDigital Library
- Tri99.The Trimaran System, www.trimaran.org, 1999.Google Scholar
Index Terms
- An integrated approach to accelerate data and predicate computations in hyperblocks
Recommendations
Using the Intel Many Integrated Core to accelerate graph traversal
Data-intensive applications have drawn more and more attention in the last few years. The basic graph traversal algorithm, the breadth-first search (BFS), a typical data-intensive application, is widely used and the Graph 500 benchmark uses it to rank ...
Using blue gene/p and GPUs to accelerate computations in the EULAG model
LSSC'11: Proceedings of the 8th international conference on Large-Scale Scientific ComputingEULAG (Eulerian/semi-Lagrangian fluid solver) is an established computational model developed by the group headed by Piotr K. Smolarkiewicz for simulating thermo-fluid flows across a wide range of scales and physical scenarios. This paper presents ...
Accelerate video decoding with generic GPU
Most modern computers or game consoles are equipped with powerful yet cost-effective graphics processing units (GPUs) to accelerate graphics operations. Though the graphics engines in these GPUs are specially designed for graphics operations, can we ...
Comments