skip to main content
10.1145/3060403.3066873acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

Neuromorphic Computing based on Resistive RAM

Published:10 May 2017Publication History

ABSTRACT

Resistive random access memory (RRAM) has gained significant attentions because of its excellent characteristics which are suitable for next-generation non-volatile memory applications. It is also very attractive to build neuromorphic computing chip based on RRAM cells due to non-volatile and analog properties. Neuromorphic computing hardware technologies using analog weight storage allow the scaling-up of the system size to complete cognitive tasks such as face classification much faster while consuming much lower energy. In this paper, RRAM technology development from material selection to device structure, from small array to full chip will be discussed in detail. Neuromorphic computing using RRAM devices is demonstrated, and speed & energy consumption are compared with Xeon Phi processor.

References

  1. Najafabadi, M. M. et al. Deep learning applications and challenges in big data analytics. J. BIG DATA 2, 1--21 (2015).Google ScholarGoogle ScholarCross RefCross Ref
  2. Le, Q. V. in Acoustics, Speech and Signal Processing (ICASSP), 2013 IEEE International Conference on. 8595--8598 (IEEE).Google ScholarGoogle Scholar
  3. X. Huang, et al., Optimization of TiN/TaOx/HfO2/TiN RRAM Arrays for Improved Switching and Data Retention, IEEE IMW, pp. 30--33, May 2015.Google ScholarGoogle Scholar
  4. Rosenblatt, F. The perceptron: a probabilistic model for information storage and organization in the brain. Psychol. Rev. 65, 386 (1958)..Google ScholarGoogle ScholarCross RefCross Ref
  5. Merolla, P. A. et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 668--673 (2014).Google ScholarGoogle ScholarCross RefCross Ref
  6. Eryilmaz, S. B., Kuzum, D., Yu, S. & Wong, H. S. P. in 2015 IEEE International Electron Devices Meeting (IEDM). 4.1.1--4.1.4.Google ScholarGoogle Scholar
  7. Han, S. et al. Eie: Efficient inference engine on compressed deep neural network. arXiv preprint arXiv:1602.01528 (2016).Google ScholarGoogle Scholar
  8. Kuzum, D., Yu, S. & Wong, H. P. Synaptic electronics: materials, devices and applications. Nanotechnology 24, 382001 (2013).Google ScholarGoogle ScholarCross RefCross Ref
  9. Ohno, T. et al. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. Nat. Mater. 10, 591--595 (2011).Google ScholarGoogle ScholarCross RefCross Ref
  10. Alibart, F., Zamanidoost, E. & Strukov, D. B. Pattern classification by memristive crossbar circuits using ex situ and in situ training. Nat. Commun. 4 (2013).Google ScholarGoogle Scholar
  11. Yu, S. et al. A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. Adv. Mater. 25, 1774--1779 (2013).Google ScholarGoogle ScholarCross RefCross Ref
  12. Wong, H.-S. P. et al. Metal--oxide RRAM. Proc. IEEE 100, 1951--1970 (2012).Google ScholarGoogle ScholarCross RefCross Ref
  13. Burr, G. W. et al. Experimental demonstration and tolerancing of a large-scale neural network (165 000 Synapses) using phase-change memory as the synaptic weight element. IEEE Trans. Electron Devices 62, 3498--3507 (2015).Google ScholarGoogle Scholar
  14. Li, X., Wu, H., Gao, B., et al. Electrode-induced digital-to-analog resistive switching in TaOx-based RRAM devices. Nanotechnology 30, 305201 (2016).Google ScholarGoogle Scholar
  15. Kim, K.-H. et al. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12, 389--395 (2011).Google ScholarGoogle ScholarCross RefCross Ref
  16. Indiveri, G., Linares-Barranco, B., Legenstein, R., Deligeorgis, G. & Prodromakis, T. Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology 24, 384010 (2013).Google ScholarGoogle ScholarCross RefCross Ref
  17. Fackenthal, R. et al. in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International. 338--339 (IEEE).Google ScholarGoogle Scholar
  18. Yao, P., Wu, H., Gao, B., et al. Online Training on RRAM based Neuromorphic Network: Experimental Demonstration and Operation Scheme Optimization. ETDM (2017).Google ScholarGoogle Scholar
  19. LeCun, Y. A., Bottou, L., Orr, G. B. & Müller, K.-R. in Neural networks: Tricks of the trade. 9--48 (Springer, 2012). Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Gao, L., Chen, P.-Y. & Yu, S. Programming protocol optimization for analog weight tuning in resistive memories. IEEE Electron Device Lett. 36, 1157--1159 (2015).Google ScholarGoogle ScholarCross RefCross Ref
  21. Hertz, J., Krogh, A. & Palmer, R. G. Introduction to the theory of neural computation. Vol. 1 (Basic Books, 1991). Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Yao, P. et al. Face classification using electronic synapses. Nat. Commun. 8, 15199 (2017).Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. Neuromorphic Computing based on Resistive RAM

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        GLSVLSI '17: Proceedings of the on Great Lakes Symposium on VLSI 2017
        May 2017
        516 pages
        ISBN:9781450349727
        DOI:10.1145/3060403

        Copyright © 2017 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 10 May 2017

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        GLSVLSI '17 Paper Acceptance Rate48of197submissions,24%Overall Acceptance Rate312of1,156submissions,27%

        Upcoming Conference

        GLSVLSI '24
        Great Lakes Symposium on VLSI 2024
        June 12 - 14, 2024
        Clearwater , FL , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader