Design and Implementation of a Pipelined Decoder for Generalized Concatenated Codes Format

ABSTRACT

This article proposes a pipelined decoder architecture for generalized concatenated codes (GCC). These codes are constructed from inner binary Bose-Chaudhuri-Hocquenghem (BCH) and outer Reed-Solomon codes. The decoding of the component codes is based on hard decision syndrome decoding algorithms. The concatenated code consists of several small BCH codes. This enables a hardware architecture where the decoding of the component codes is pipelined. A hardware implementation of a GCC decoder is presented and the cell area, cycle counts as well as the timing constraints are investigated. The results are compared to a decoder for long BCH codes with similar error correction performance. In comparison, the pipelined GCC decoder achieves a higher throughput and has lower area consumption.

References

1. Xinmiao Zhang and K K Parhi, "High-speed architectures for parallel long BCH encoders," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 7, pp. 872--877, 2005.
2. R. Micheloni, A. Marelli, and R. Ravasio, Error Correction Codes for Non-Volatile Memories, Springer, 2008.
3. I. Dumer, Concatenated codes and their multilevel generalizations, in Handbook of Coding Theory, Vol. II, Elsevier, Amsterdam, 1998.
4. A. Fahrner, H. Griesser, R. Klarer, and V.V. Zyablov, "Low-complexity GEL codes for digital magnetic storage systems," IEEE Transactions on Magnetics, vol. 40, no. 4, pp. 3093--3095, July 2004.
5. J. Freudenberger, U. Kaiser, and J. Spinner, "Concatenated code constructions for error correction in non-volatile memories," in Int. Symposium on Signals, Systems, and Electronics (ISSSE), Potsdam, Oct 2012, pp. 1--6.
6. M. Breitbach, M. Bossert, V. Zyablov, and V. Sidorenko, "Array codes correcting a two-dimensional cluster of errors," IEEE Transactions on Information Theory, vol. 44, no. 5, pp. 2025--2031, 1998.
7. J. Freudenberger, J. Spinner, and S. Shavgulidze, "Generalized concatenated codes for correcting two-dimensional clusters of errors and independent errors," in Int. Conference on Communication and Signal Processing (CSP), Castelldefels-Barcelona, Feb. 2014, pp. 1--5.
8. A. Neubauer, J. Freudenberger, and V. Kühn, Coding Theory: Algorithms, Architectures and Applications, John Wiley & Sons, 2007.
9. Yuan Jiang, A practical guide to error-control coding using Matlab, Artech House, 2010.
10. Jeong-In Park, Kihoon Lee, Chang-Seok Choi, and Hanho Lee, "High-speed low-complexity Reed-Solomon decoder using pipelined Berlekamp-Massey algorithm and its folded architecture," Journal of semiconductor technology and science, vol. 10, no. 3, pp. 193--202, 2010.
11. Wolfram Drescher, Schaltungsanordnung zur Galoisfeld-Arithmetik, Dissertation TU-Dresden, 2005.
12. J. Freudenberger and J. Spinner, "A configurable Bose-Chaudhuri-Hocquenghem codec architecture for flash controller applications," Journal of Circuits, Systems, and Computers, vol. 23, no. 2, pp. 1--15, Feb 2014.
13. J. Freudenberger and J. Spinner, "Mixed serial/parallel hardware implementation of the Berlekamp-Massey algorithm for BCH decoding in Flash controller applications," in Int. Symposium on Signals, Systems, and Electronics (ISSSE), Potsdam, Oct 2012, pp. 1--5.

Index Terms

• General and reference

  • Cross-computing tools and techniques

    • Metrics

• Information systems

  • Information systems applications