Nowadays it is hard to find an electronic device which does not use codes: for example, we listen to music via heavily encoded audio CD's and we watch movies via encoded DVD's. There is at least one area where the use of encoding/decoding is not so developed, yet: Flash non-volatile memories. Flash memory high-density, low power, cost effectiveness, and scalable design make it an ideal choice to fuel the explosion of multimedia products, like USB keys, MP3 players, digital cameras and solid-state disk. In ECC for Non-Volatile Memoriesthe authors expose the basics of coding theory needed to understand the application to memories, as well as the relevant design topics, with reference to both NOR and NAND Flash architectures. A collection of software routines is also included for better understanding. The authors form a research group (now at Qimonda) which is the typical example of a fruitful collaboration between mathematicians and engineers.
Cited By
- Fukami A, Ghose S, Luo Y, Cai Y and Mutlu O (2018). Improving the reliability of chip-off forensic analysis of NAND flash memory devices, Digital Investigation: The International Journal of Digital Forensics & Incident Response, 20:S, (S1-S11), Online publication date: 1-Mar-2017.
- Spinner J and Freudenberger J A decoder with soft decoding capability for high-rate generalized concatenated codes with applications in non-volatile flash memories Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands, (185-190)
- Asadinia M, Arjomand M and Azad H (2015). Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page Pairing, ACM Transactions on Design Automation of Electronic Systems, 20:2, (1-24), Online publication date: 2-Mar-2015.
- Spinner J and Freudenberger J Design and Implementation of a Pipelined Decoder for Generalized Concatenated Codes Format Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, (1-6)
- Carlo S, Galfano S, Indaco M, Prinetto P, Bertozzi D, Olivo P and Zambelli C (2014). FLARES, ACM Transactions on Architecture and Code Optimization, 11:3, (1-25), Online publication date: 27-Oct-2014.
- Zambelli C, Indaco M, Fabiano M, Di Carlo S, Prinetto P, Olivo P and Bertozzi D A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories Proceedings of the Conference on Design, Automation and Test in Europe, (881-886)
- Ipek E, Condit J, Nightingale E, Burger D and Moscibroda T (2010). Dynamically replicated memory, ACM SIGARCH Computer Architecture News, 38:1, (3-14), Online publication date: 5-Mar-2010.
- Ipek E, Condit J, Nightingale E, Burger D and Moscibroda T (2010). Dynamically replicated memory, ACM SIGPLAN Notices, 45:3, (3-14), Online publication date: 5-Mar-2010.
- Ipek E, Condit J, Nightingale E, Burger D and Moscibroda T Dynamically replicated memory Proceedings of the fifteenth International Conference on Architectural support for programming languages and operating systems, (3-14)
- Condit J, Nightingale E, Frost C, Ipek E, Lee B, Burger D and Coetzee D Better I/O through byte-addressable, persistent memory Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, (133-146)
Index Terms
- Error Correction Codes for Non-Volatile Memories
Recommendations
Embedded non-volatile memories
SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems designThis tutorial covers trends in embedded non-volatile memories including details of issues for scaling NAND and NOR flash and descriptions of scaled flash memory technologies and various evolutionary flash memory technologies such as trapping site ...
A case for small row buffers in non-volatile main memories
ICCD '12: Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012)DRAM-based main memories have read operations that destroy the read data, and as a result, must buffer large amounts of data on each array access to keep chip costs low. Unfortunately, system-level trends such as increased memory contention in multi-...