DeBAR: deflection based adaptive router with minimal buffering

ABSTRACT

Energy efficiency of the underlying communication framework plays a major role in the performance of multicore systems. NoCs with buffer-less routing are gaining popularity due to simplicity in the router design, low power consumption, and load balancing capacity. With minimal number of buffers, deflection routers evenly distribute the traffic across links. In this paper, we propose an adaptive deflection router, DeBAR, that uses a minimal set of central buffers to accommodate a fraction of mis-routed flits. DeBAR incorporates a hybrid flit ejection mechanism that gives the effect of dual ejection with a single ejection port, an innovative adaptive routing algorithm, and a selective flit buffering based on flit marking. Our proposed router design reduces the average flit latency and the deflection rate, and improves the throughput with respect to the existing minimally buffered deflection routers without any change in the critical path.

References

1. C. Fallin et al., "CHIPPER: A low complexity bufferless deflection router," in HPCA, 2011, pp. 144--155.
2. W. Dally, "Virtual-channel flow control," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194--205, 1992.
3. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. USA: Morgan Kaufmann Publishers Inc., 2003.
4. Y. Hoskote et al., "A 5-GHz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51--61, 2007.
5. M. B. Taylor et al., "Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams," in ISCA, 2004.
6. "SPEC2006 CPU benchmark suite," http://www.spec.org.
7. C. Fallin et al., "MinBD: Minimally-buffered deflection routing for energy-efficient interconnect," in NOCS, 2012, pp. 1--10.
8. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in ISCA, 2009, pp. 196--207.
9. M. Hayenga et al., "SCARAB: A single cycle adaptive routing and bufferless network," in MICRO, 2009, pp. 244--254.
10. C. Gomez et al., "An efficient switching technique for NoCs with reduced buffer requirements," in ICPADS, 2008, pp. 713--720.
11. E. Nilsson et al., "Load distribution with the proximity congestion awareness in a network-on-chip," in DATE, 2003, pp. 1126--1127.
12. S. A. R. Jafri et al., "Adaptive flow control for robust performance and energy," in MICRO, 2010, pp. 433--444.
13. G. Kim et al., "Flexibuffer: Reducing leakage power in on-chip network routers," in DAC, 2011, pp. 936--941.
14. G. Oxman et al., "Streamlined network-on-chip for multicore embedded architectures," in ARCS, 2012, pp. 238--249.
15. G. Nychis et al., "Next generation on-chip networks: What kind of congestion control do we need?" in Hotnets'10, 2010, pp. 1--6.
16. Z. Lu et al., "Evaluation of on-chip networks using deflection routing," in GLSVLSI'06, 2006, pp. 296--301.
17. R. Ubal et al., "Multi2sim: A simulation framework to evaluate multicore-multithreaded processors," in SBAC-PAD, 2007, pp. 62--68.
18. A. B. Kahng et al., "Orion 2.0: A fast and accurate NoC power and area model for early stage design space exploration." in DATE, 2009, pp. 423--429.
19. W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration," ACM Journal on Emerging Technologies in Computing Systems, vol. 3, pp. 1--17, 2007.

Index Terms

• Computer systems organization

  • Architectures

    • Parallel architectures

• Hardware

  • Hardware validation

  • Integrated circuits

    • Interconnect