Ofer Shacham
Sabarish Sankaranarayanan
ABSTRACT
Technology scaling has created a catch-22: technology now can do almost anything we want, but the NRE design costs are so high, that almost no one can afford to use it. Our current situation is reminiscent of the 1980's, when only a few companies could afford to produce custom silicon. Synthesis and placement and routing tools changed this, by providing modular tools with well defined interfaces that codified designer knowledge about the physical design of chips. Now we need a new set of tools that can codify designer knowledge about how to construct software, hardware, and validation to again enable application designers to produce chips. Researchers are developing methodologies that allow users to create hardware constructors, or generators. These include Genesis2, which extends SystemVerilog and enables the designer to encode hierarchical system construction procedurally. To demonstrate some of the capabilities that these languages and tools provide, we describe FPGen, a complete floating point generator written in Genesis2, that also generates the needed validation collateral and hints for the backend processes.
- J. Bachrach, H. Vo, B. Richards, K. Asanovic, and J. Wawrzynek. Chisel: Constructing hardware in a Scala embedded language. In Proceedings of the 49th Design Automation Conference (DAC), 2012. Google Scholar
Digital Library
- M. R. Barbacci. Instruction set processor specifications (ISPS): the notation and its applications. IEEE Trans. Comput., 30(1):24--40, January 1981. Google ScholarDigital Library
- E. Cheng. Silicon compilation at 21 years young. Berkeley Wireless Research Center Seminar, 2002.Google Scholar
- R. E. Collett. Executive session: How to address today's growing system complexity. DATE '10: Conference on Design, Automation and Test in Europe, March 2010.Google Scholar
- P. D'Alberto, P. A. Milder, A. Sandryhaila, F. Franchetti, J. C. Hoe, J. M. F. Moura, M. Püschel, and J. Johnson. Generating FPGA accelerated DFT libraries. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 173--184, 2007. Google ScholarDigital Library
- D. Gregory, K. Bartlett, A. deGeus, and G. Hachtel. SOCRATES: A system for automatically synthesizing and optimizing combinational logic. In Papers on Twenty-five years of electronic design automation, pages 580--586, New York, NY, USA, 1988. ACM. Google ScholarDigital Library
- D. Grose. Keynote: From Contract to Collaboration Delivering a New Approach to Foundry. DAC '10: Design Automation Conference, June 2010.Google Scholar
- M. Keating. Third revolution: The search for scalable code-based design. http://www.synopsys.com/apps/community/university/video/thirdrevolution.html.Google Scholar
- D. MacMillen, R. Camposano, D. Hill, and T. Williams. An industrial view of electronic design automation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 19(12):1428--1448, December 2000. Google ScholarDigital Library
- G. Martin and G. Smith. High-level synthesis: Past, present, and future. IEEE Des. Test, 2009. Google ScholarDigital Library
- R. Nikhil. Bluespec system verilog: efficient, correct rtl from high level specifications. In Formal Methods and Models for Co-Design, 2004. MEMOCODE '04. Proceedings. Second ACM and IEEE International Conference on, pages 69--70, june 2004.Google ScholarDigital Library
- W. C. Rhines. Keynote: World Semiconductor Dynamics: Myth vs. Reality. Semicon West '09, July 2009.Google Scholar
- A. Sangiovanni-Vincentelli. Defining platform-based design. EEDesign of EETimes, February 2002.Google Scholar
- J. Sanguinetti. A different view: Hardware synthesis from systemc is a maturing technology. IEEE Design and Test of Computers, 23:387, 2006. Google ScholarDigital Library
- O. Shacham. Chip Multiprocessor Generator: Automatic Generation of Custom and Heterogeneous Compute Platforms. PhD thesis.Google Scholar
- A. M. Volk, P. A. Stoll, and P. Metrovich. Recollections of Early Chip Development at Intel. Intel Technology Journal, Q1 2001.Google Scholar
- Z. Zhang, Y. Fan, W. Jiang, G. Han, C. Yang, and J. Cong. AutoPilot: A Platform-Based ESL Synthesis System. In High-Level Synthesis: From Algorithm to Digital Circuit, chapter 6, pages 99--112. Springer, 2008.Google ScholarCross Ref
- Q. Zhu, E. L. Turner, C. R. Berger, L. Pileggi, and F. Franchetti. Polar format synthetic aperture radar in energy efficient application-specific logic-in-memory. In Proceedings of International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2012.Google ScholarCross Ref
Index Terms
- Avoiding game over: bringing design to the next level
Recommendations
Packing Techniques for Virtex-5 FPGAs
Packing is a key step in the FPGA tool flow that straddles the boundaries between synthesis, technology mapping and placement. Packing strongly influences circuit speed, density, and power, and in this article, we consider packing in the commercial FPGA ...
Architecture-specific packing for virtex-5 FPGAs
FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arraysWe consider packing in the commercial FPGA context and examine the speed, performance and power trade-offs associated with packing in a state-of-the art FPGA -- the Xilinx Virtex-5 FPGA. Two aspects of packing are discussed: 1)packing for general logic ...
Verilog HDL and its ancestors and descendants
This paper describes the history of the Verilog hardware description language (HDL), including its influential predecessors and successors. Since its creation in 1984 and first sale in 1985, Verilog has completely revolutionized the design of hardware. ...
Comments