Scalability of relaxed consistency models in NoC based multicore architectures

Abstract

This paper studies realization of relaxed memory consistency models in the network-on-chip based distributed shared memory (DSM) multi-core systems. Within DSM systems, memory consistency is a critical issue since it affects not only the performance but also the correctness of programs. We investigate the scalability of the relaxed consistency models (weak, release consistency) implemented by using transaction counters. Our experimental results compare the average and maximum code, synchronization and data latencies of the two consistency models for various network sizes with regular mesh topologies. The observed latencies rise for both the consistency models as the network size grows. However, the scaling behaviors are different. With the release consistency model these latencies grow significantly slower than with the weak consistency due to better optimization potential by means of overlapping, reordering and program order relaxations. The release consistency improves the performance by 15.6% and 26.5% on average in the code and consistency latencies over the weak consistency model for the specific application, as the system grows from single core to 64 cores. The latency of data transactions grows 2.2 times faster on the average with a weak consistency model than with a release consistency model when the system scales from single core to 64 core

References

1. D.C. Pham, T. Aipperspach and D. Boerstler, "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor", IEEE J. Solid-State Circuits, 2006, 41, (1), pp. 179--196.
2. S. Bell, B. Edwards and J. Amann, "TILE64TM processor: A 64-core SoC with Mesh Interconnect". Digest of Technical Papers, IEEE Int. Solid-State Circuits Conf., February 2008, vol. 51, pp. 588--598.
3. B. Stackhouse, B. Cherkauer and M. Gowan, "A 65-nm 2-billion-transistor quad-core Itanium processor". Digest of Technical Papers, IEEE Int. Solid-State Circuits Conf, February 2008, vol.51, pp.592--598.
4. L. Seiler, D. Carmean and E. Sprangle, et al: "Larrabee: a many core x86 architecture for visual computing", ACM Trans. Graph., 2008, 27, (3), Article 18.
5. L. Benini and G.D. Micheli. Networks on Chip: A new SoC paradigm. IEEE Computer, 35(1):70--78, January 2002.
6. W.J. Dally and B. Towles. Route packets, net wires: on-chip inteconnectoin networks. In DAC?01: Proceedings of the 38th Conference on Design Automation, pages 684--689, New York, NY, USA, 2001.
7. S.V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial", IEEE Computer, Vol. 29 No. 12, pp. 66--76, Dec. 1996.
8. J. Protic, I. Tartalja, "Memory consistency models for shared memory multiprocessors and DSM systems", Melecon 96, 8th Mediterranean IEEE Electrotechnical Conference, vol.2, Page(s):1112--1115, May 1996.
9. David Mosberger, "Memory Consistency Models", ACM SIGOPS Operating Systems Review, Vol. 27, No. 1, USA, January 1993.
10. Robert C. Steinke and Garry J. Nutt, "A unified theory of shared memory consistency", Journal of the ACM, vol. 51, no. 5, pp. 800--849, 2004.
11. Sarita V. Adve and Kourosh Hgarachorloo, Shared Memory Consistency Models: A Tutorial, Digital Western Research Laboratory, report no. 95/7, Palo Alto, California 94301 USA, September 1995.
12. K. Gharachorloo, D. Lenoski, J. Laudon, Phillip Gibbons, Anoop Gupta, and John Hennessy. "Memory consistency and event ordering in scalable shared-memory multiprocessors". Computer Architecture News, 18(2): 15--26, June 1990.
13. S.V. Adve, V.S. Pai and P. Ranganathan "Recent advances in memory consistency models for hardware shared memory systems", Proceedings of the IEEE, Vol. 87, No.3, March 1999 Page(s):445--455.
14. K. Gharachorloo. "Memory Consistency Models for Shared-Memory Multiprocessors", PhD thesis, Stanford University, Dec. 1995.
15. Axel Jantsch and Hannu Tenhunen, "Networks on Chip", Kluwer Academic Publishers, 2003.
16. Fayez Gebali, Haytham Elmiligi, Mohamed Watheq El-Kharashi, "Networks on Chip: Theory and Practice". Taylor & Francis Group LLC-CRC Press, 2009.
17. O. Villa, G. Palermo, C. Silvano, "Efficiency and Scalability of Barrier Synchronization on NoC Based Many-core Architectures". In Proceedings of CASES 2008- International Conference on Compilers, Architectures and Synthesis for Embedded Systems. Atlanta, Georgia, USA, October 2008, pp. 81--90.
18. F. Petrini, S. Coll, E. Frachtenberg, and A. Hoisie. Hardware- and software-based collective communication on the quadrics network. In Proceedings of the IEEE International Symposium on Network Computing and Applications (NCA'01), page 24--35, Washington, DC, USA, 2001.
19. F. Petrot, A. Greiner, P. Gomez, "On cache coherency and memory consistency issues in NoC based shared memory multiprocessor SoC architectures", 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, 2006, Pages: 53--60.
20. E.J. Marinissen, B. Prince, D. Keltel-Schulz and Y. Zorian, "Challenges in embedded memory design and test", Proceedings of Design, Automation and Test in Europe Conference (DATE?05), vol. 2, pp. 722--727, Mar. 2005.
21. Yuan Xie, "Processor Architecture Design Using 3D Integration Technology", In Proceedings of 23rd International Conference on VLSI Design (VLSID '10), Page(s):446--451, India, January 2010.
22. S.S. Iyer, "Three Dimensional integration-memory applications", In Proceedings of IEEE International SOI Conference, Page(s):1--5, USA, Oct. 2009.

Index Terms

• Computer systems organization

  • Architectures

    • Parallel architectures

• Hardware

  • Integrated circuits

    • Semiconductor memory