This book addresses many challenging topics related to the NoC research area. It starts by studying 3D NoC architectures and progresses to a discussion of NoC resource allocation, processor traffic modeling, and formal verification. NoC protocols are examined at different layers of abstraction. Also, several emerging research issues in NoC are highlighted in this book, such as NoC Quality of Service (QoS), testing and verification methodologies, NoC security requirements, and real-time monitoring. The book also tackles power and energy issues in NoC-based designs, as power constraints are currently considered among the bottlenecks that limit embedding more processing elements on a single chip.
Cited By
- Aghaei B, Khademzadeh A, Reshadi M and Badie K (2017). Link Testing, Journal of Electronic Testing: Theory and Applications, 33:2, (209-225), Online publication date: 1-Apr-2017.
Kulkarni A, Pino Y, French M and Mohsenin T (2016). Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques, ACM Journal on Emerging Technologies in Computing Systems, 13:1, (1-22), Online publication date: 6-Dec-2016.- Chen Y, Matus E and Fettweis G Trellis-search based Dynamic Multi-Path Connection Allocation for TDM-NoCs Proceedings of the 26th edition on Great Lakes Symposium on VLSI, (323-328)
- Jafari F, Lu Z and Jantsch A (2015). Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels, ACM Transactions on Design Automation of Electronic Systems, 20:3, (1-33), Online publication date: 24-Jun-2015.
- Lusala A and Legat J (2012). A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks, ACM Transactions on Reconfigurable Technology and Systems, 5:3, (1-22), Online publication date: 1-Oct-2012.
- Jafari F, Lu Z, Jantsch A and Yaghmaee M Optimal regulation of traffic flows in networks-on-chip Proceedings of the Conference on Design, Automation and Test in Europe, (1621-1624)
- Naeem A, Chen X, Lu Z and Jantsch A (2010). Scalability of relaxed consistency models in NoC based multicore architectures, ACM SIGARCH Computer Architecture News, 37:5, (8-15), Online publication date: 6-Dec-2009.
Index Terms
- Networks-on-Chips: Theory and Practice
Recommendations
Networks on chips: structure and design methodologies
Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case StudiesThe next generation of multiprocessor system on chip (MPSoC) and chip multiprocessors (CMPs) will contain hundreds or thousands of cores. Such a many-core system requires high-performance interconnections to transfer data among the cores on the chip. ...
Synthesis of networks on chips for 3D systems on chips
ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation ConferenceThree-dimensional stacking of silicon layers is emerging as a promising solution to handle the design complexity and heterogeneity of Systems on Chips (SoCs). Networks on Chips (NoCs) are necessary to efficiently handle the 3D interconnect complexity. ...
Designing application-specific networks on chips with floorplan information
ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided designWith increasing communication demands of processor and memory cores in Systems on Chips (SoCs), scalable Networks on Chips (NoCs) are needed to interconnect the cores. For the use of NoCs to be feasible in today's industrial designs, a custom-tailored, ...