Michael Orshansky
- Agarwal, A., Zolotov, V., Blaauw, D.T. Statistical timing analysis using bounds and selective enumeration. IEEE Trans. Comp. Aided Des. Integr. Circuits Syst. 22, 9 (2003), 1243--1260. Google Scholar
Digital Library
- Bernstein, K., Frank, D.J., Gattiker, A.E., Haensch, W., Ji, B.L., Nassif, S.R., Nowak, E.J., Pearson, D.J., Rohrer, N.J. High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Dev. 50, 4 (2006), 433--449. Google ScholarDigital Library
- Chang, H., Sapatnekar, S.S. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the International Conference on Computer-Aided Design (San Jose, CA, 2003). Google ScholarDigital Library
- Clark, C.E. The greatest of a finite set of random variables. Oper. Res. 9, 2 (1961), 85--91.Google ScholarDigital Library
- Hassoun, S., Sasao, T. Logic Synthesis and Verification. Kluwer Academic Publishers, New York, 2002. Google ScholarDigital Library
- Hitchcock, R.B. Timing verification and the timing analysis program. In Proceedings of the 19th Conference on Design Automation (Piscataway, NJ, 1982). Google ScholarDigital Library
- Jacobs, E.T.A.F., Berkelaar, M.R.C.M. Gate sizing using a statistical delay model. In Proceedings of the Conference on Design, Automation and Test in Europe (Paris, France, 2000). Google ScholarDigital Library
- Jess, J.A.G., Kalafala, K., Naidu, S.R., Otten, R.H.J.M., Visweswariah, C. Statistical timing for parametric yield prediction of digital integrated circuits. In Proceedings of the 40th Conference on Design Automation (Anaheim, CA, 2003). Google ScholarDigital Library
- Jyu, H.F., Malik, S., Devadas, S., Keutzer, K.W. Statistical timing analysis of combinational logic circuits. IEEE Trans. VLSI Syst. 1, 2 (1993), 126--137.Google ScholarDigital Library
- Marshall, A.W., Olkin, I. Inequalities: Theory of Majorization and Its Applications. Academic Press, New York, 1979.Google Scholar
- Moretti G. CLK Design Automation introduces Amber FX Analyzer, EDA Design Line. Retrieved on May 22, 2009, http://www.edadesignline.com/.Google Scholar
- Nadas, A. Probabilistic PERT. IBM J. Res. Dev. 23, 3 (1979), 339--347.Google ScholarDigital Library
- Orshansky, M., Nassif, S., Boning, D. Design for Manufacturability and Statistical Design: A Constructive Approach. Springer, New York, 2008. Google ScholarDigital Library
- Ramalingam, A., Nam, G., Singh, A.K., Orshansky, M., Nassif, S.R., Pan, D.Z. An accurate sparse matrix based framework for statistical static timing analysis. In Proceedings of the International Conference on Computer-Aided Design (San Jose, California, 2006). Google ScholarDigital Library
- Robillard, P., Trahan M. The completion time of PERT networks. Oper. Res. 25, 1 (1977), 15--29.Google ScholarDigital Library
- Tong, Y.L. Probability Inequalities in Multivariate Distributions. Academic Press, New York, 1980.Google Scholar
- Visweswariah, C., Ravindran, K., Kalafala, K., Walker, S.G., Narayan, S. First-order incremental block-based statistical timing analysis. In Proceedings of the 41st Conference on Design Automation (San Diego, CA, 2004). Google ScholarDigital Library
- Wang, W.S., Orshansky, M. Path-based statistical timing analysis handling arbitrary delay correlations: theory and implementation. IEEE Trans. Comp. Aided Des. Integr. Circuits Syst. 25, 12 (2006), 2976--2988. Google ScholarDigital Library
- Yen, S.H., Du, D.H., Ghanta, S. Efficient algorithms for extracting the K most critical paths in timing analysis. In Proceedings of the 26th Conference on Design Automation (Las Vegas, NV, 1989). Google ScholarDigital Library
Index Terms
- Statistical analysis of circuit timing using majorization
Recommendations
Latch modeling for statistical timing analysis
DATE '08: Proceedings of the conference on Design, automation and test in EuropeLatch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new latch delay model in the context of SSTA based on a new perspective of latch ...
On Timing Model Extraction and Hierarchical Statistical Timing Analysis
In this paper, we investigate the challenges of applying statistical static timing analysis in hierarchical design flow, where modules supplied by IP vendors are used to hide design details for IP protection and to reduce the complexity of design and ...
A statistical static timing analysis considering correlations between delays
ASP-DAC '01: Proceedings of the 2001 Asia and South Pacific Design Automation ConferenceIn this paper, we present a new algorithm for the statistical static timing analysis of a CMOS combinatorial circuit, which can treat correlations of arrival times of input signals to a logic gate and correlations of switching delays in a logic gate. We ...
Comments