Hayden Kwok-Hay So
Skip Abstract Section
Abstract
This paper explores the design and implementation of BORPH, an operating system designed for FPGA-based reconfigurable computers. Hardware designs execute as normal UNIX processes under BORPH, having access to standard OS services, such as file system support. Hardware and software components of user designs may, therefore, run as communicating processes within BORPH's runtime environment. The familiar language independent UNIX kernel interface facilitates easy design reuse and rapid application development. To develop hardware designs, a Simulink-based design flow that integrates with BORPH is employed. Performances of BORPH on two on-chip systems implemented on a BEE2 platform are compared.
- Balarin, F., Giusto, P. D., Jurecska, A., Passerone, C., Sentovich, E., Tabbara, B., Chiodo, M., Hsieh, H., Lavagno, L., Sangiovanni-Vincentelli, A., and Suzuki, K. 1997. Hardware-Software Co-design of Embedded Systems: The POLIS Approach. Kluwer Academic Publ., Norwell, MA. Google Scholar
Digital Library
- Celoxica. [Online]. Available: http://www.celoxica.com.Google Scholar
- Chang, C., Kuusilinna, K., Richards, B., Chen, A., Chan, N., Brodersen, R. W., and Nikolić, B. 2003. Rapid design and analysis of communication systems using the bee hardware emulation environment. In RSP '03: Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03). IEEE Computer Society, Los Alamitos, CA. 148. Google ScholarDigital Library
- Chang, C., Wawrzynek, J., and Brodersen, R. W. 2005. BEE2: A high-end reconfigurable computing system. IEEE Design & Test 22, 2, 114--125. Google ScholarDigital Library
- Cray. XD1 supercomputer. [Online]. Available: http://www.cray.com/products/xd1/.Google Scholar
- Danne, K., Muehlenbernd, R., and Platzner, M. 2006. Executing hardware tasks on dynamically reconfigurable devices under real-time conditions. In 16th International Conference on Field Programmable Logic and Applications (FPL'06). 541--546.Google Scholar
- Donlin, A., Lysaght, P., Blodget, B., and Troeger, G. 2004. A virtual file system for dynamically reconfigurable FPGAs. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 1127--1129.Google Scholar
- DRC computer. Development system 2000. [Online]. Available: http://www.drccomputer.com.Google Scholar
- Dydel, S. and Bala, P. 2004. Large scale protein sequence alignment using FPGA reprogrammable logic devices. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 23--32.Google Scholar
- Hamada, T., Fukushige, T., Kawai, A., and Makino, J. 1998. PROGRAPE-1: A programmable special-purpose computer for many-body simulations. In 6th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '98), 15--17 April 1998, Napa Valley, CA. 256--257. Google ScholarDigital Library
- Lin, E. C., Yu, K., Rutenbar, R. A., and Chen, T. 2007. A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA. In FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays. ACM Press, New York. 60--68. Google ScholarDigital Library
- Mei, B., Vernalde, S., Verkest, D., and Lauwereins, R. 2004. Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: A case study. In DATE '04: Proceedings of the Conference on Design, Automation and Test in Europe. IEEE Computer Society, Los Alamitos, CA. Google ScholarDigital Library
- Mishra, S. M., Cabric, D., Chang, C., Willkomm, D., van Schewick, B., Wolisz, A., and Brodersen, R. W. 2005. A real time cognitive radio testbed for physical and link layer experiments. In 1st IEEE Symposium on New Frontiers in Dynamic Spectrum Access Networks (DySPAN 2005). 562--567.Google Scholar
- Mjpegtools. [Online]. Available: http://mjpeg.sourceforge.net.Google Scholar
- Ortigosa, E. M., Ortigosa, P. M., Cañas, A., Ros, E., Agís, R., and Ortega, J. 2003. FPGA implementation of multi-layer perceptrons for speech recognition. In Proceedings Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal. 1048--1052.Google Scholar
- Panda, P. R. 2001. SystemC: A modeling platform supporting multiple design abstractions. In ISSS '01: Proceedings of the 14th International Symposium on Systems Synthesis. ACM Press, New York. 75--80. Google ScholarDigital Library
- Rowson, J. A. and Sangiovanni-Vincentelli, A. 1997. Interface-based design. In DAC '97: Proceedings of the 34th Annual Conference on Design Automation. ACM Press, New York. 178--183. Google ScholarDigital Library
- Sugawara, Y., Inaba, M., and Hiraki, K. 2004. Over 10gbps string matching mechanism for multi-stream packet scanning systems. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 484--493.Google Scholar
- van der Wolf, P., de Kock, E., Henriksson, T., Kruijtzer, W., and Essink, G. 2004. Design and programming of embedded multiprocessors: An interface-centric approach. In CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. ACM Press, New York. 206--217. Google ScholarDigital Library
- Walder, H. and Platzner, M. 2004. A runtime environment for reconfigurable hardware operating systems. In Proceedings Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belgium, August 30--September 1, 2004. 831--835.Google Scholar
- Wiangtong, T., Cheung, P. Y. K., and Luk, W. 2003. A unified codesign run-time environment for the UltraSONIC reconfigurable computer. In Proceedings of Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1--3, 2003. 396--405.Google Scholar
- Wigley, G. B., Kearney, D. A., and Warren, D. 2002. Introducing ReConfigME: An operating system for reconfigurable computing. In Proceedings of the 12th International Conference on Field Programmable Logic and Application (FPL'02). Springer, New York. Google ScholarDigital Library
- Xilinx. Xilinx system generator. [Online]. Available: http://xilinx.com.Google Scholar
- XtremeData. XD1000 development system. [Online]. Available: http://www.xtreme datainc.com.Google Scholar
- Zhang, Z., Dolecek, L., Nikolić, B., Anantharam, V., and Wainwright, M. J. 2006. Investigation of error floors of structured low-density parity-check codes by hardware emulation. In Proceedings of IEEE Global Communications Conference (GLOBECOM).Google Scholar
- Zhang, Z., Dolecek, L., Wainwright, M., Anantharam, V., and Nikolić, B. 2007. Quantization effects of low-density parity-check decoders. In Proceedings of IEEE International Conference on Communications.Google Scholar
Index Terms
- A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH
Recommendations
A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH
CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesisThis paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel support for FPGA hardware, BORPH offers a homogeneous UNIX interface for both ...
Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH
FCCM '08: Proceedings of the 2008 16th International Symposium on Field-Programmable Custom Computing MachinesThis paper presents the design of BORPH's file system layer for FPGA-based reconfigurable computers. BORPH provides user FPGA designs that execute as hardware processes access to the general file system using familiar UNIX file I/O semantics. Such ...
Hardware-software co-design of AES on FPGA
ICACCI '12: Proceedings of the International Conference on Advances in Computing, Communications and InformaticsThis paper presents a compact hardware-software co-design of Advanced Encryption Standard (AES) on the field programmable gate arrays (FPGA) designed for low-cost embedded systems. The design uses MicroBlaze, a soft-core processor from Xilinx. The ...
Comments