Analysis and performance of computer instruction sets.
- Author:
- Leonard Jay Shustek
Abstract
No abstract available.
Cited By
Shi Y, Casey K, Ertl M and Gregg D (2008). Virtual machine showdown, ACM Transactions on Architecture and Code Optimization (TACO), 4:4, (1-36), Online publication date: 1-Jan-2008.- Shustek L and Peuto B Retrospective: an instruction timing model of CPU performance 25 years of the international symposia on Computer architecture (selected papers), (11-12)
- Smith J Retrospective: a study of branch prediction strategies 25 years of the international symposia on Computer architecture (selected papers), (22-23)
- Saavedra R and Smith A (1995). Performance Characterization of Optimizing Compilers, IEEE Transactions on Software Engineering, 21:7, (615-628), Online publication date: 1-Jul-1995.
- Cmelik R, Kong S, Ditzel D and Kelly E An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, (290-302)
- Cmelik R, Kong S, Ditzel D and Kelly E (1991). An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks, ACM SIGPLAN Notices, 26:4, (290-302), Online publication date: 2-Apr-1991.
- Cmelik R, Kong S, Ditzel D and Kelly E (1991). An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks, ACM SIGOPS Operating Systems Review, 25:Special Issue, (290-302), Online publication date: 2-Apr-1991.
- Cmelik R, Kong S, Ditzel D and Kelly E (1991). An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks, ACM SIGARCH Computer Architecture News, 19:2, (290-302), Online publication date: 2-Apr-1991.
- Eggers S, Keppel D, Koldinger E and Levy H Techniques for efficient inline tracing on a shared-memory multiprocessor Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, (37-47)
- Eggers S, Keppel D, Koldinger E and Levy H (2019). Techniques for efficient inline tracing on a shared-memory multiprocessor, ACM SIGMETRICS Performance Evaluation Review, 18:1, (37-47), Online publication date: 1-Apr-1990.
- Lazzerini B (2018). Effective VLSI Processor Architectures for HLL Computers, IEEE Micro, 9:1, (57-65), Online publication date: 1-Jan-1989.
- Ditzel D and McLellan H Branch folding in the CRISP microprocessor: reducing branch delay to zero Proceedings of the 14th annual international symposium on Computer architecture, (2-8)
- Magenheimer D, Peters L, Pettis K and Zuras D (1987). Integer multiplication and division on the HP precision architecture, ACM SIGARCH Computer Architecture News, 15:5, (90-99), Online publication date: 1-Nov-1987.
- Magenheimer D, Peters L, Pettis K and Zuras D Integer multiplication and division on the HP precision architecture Proceedings of the second international conference on Architectual support for programming languages and operating systems, (90-99)
- Magenheimer D, Peters L, Pettis K and Zuras D (1987). Integer multiplication and division on the HP precision architecture, ACM SIGOPS Operating Systems Review, 21:4, (90-99), Online publication date: 1-Oct-1987.
- Magenheimer D, Peters L, Pettis K and Zuras D (1987). Integer multiplication and division on the HP precision architecture, ACM SIGPLAN Notices, 22:10, (90-99), Online publication date: 1-Oct-1987.
- Wedig R and Rose M (2019). The reduction of branch instruction execution overhead using structured control flow, ACM SIGARCH Computer Architecture News, 12:3, (119-125), Online publication date: 1-Jun-1984.
- Wedig R and Rose M The reduction of branch instruction execution overhead using structured control flow Proceedings of the 11th annual international symposium on Computer architecture, (119-125)
- Gross T and Hennessy J (1982). Optimizing delayed branches, ACM SIGMICRO Newsletter, 13:4, (114-120), Online publication date: 1-Dec-1982.
- Clark D and Levy H (1982). Measurement and analysis of instruction use in the VAX-11/780, ACM SIGARCH Computer Architecture News, 10:3, (9-17), Online publication date: 1-Apr-1982.
- Hennessy J, Jouppi N, Baskett F, Gross T and Gill J Hardware/software tradeoffs for increased performance Proceedings of the first international symposium on Architectural support for programming languages and operating systems, (2-11)
- Wiecek C A case study of VAX-11 instruction set usage for compiler execution Proceedings of the first international symposium on Architectural support for programming languages and operating systems, (177-184)
- Hennessy J, Jouppi N, Baskett F, Gross T and Gill J (2019). Hardware/software tradeoffs for increased performance, ACM SIGPLAN Notices, 17:4, (2-11), Online publication date: 1-Apr-1982.
- Wiecek C (2019). A case study of VAX-11 instruction set usage for compiler execution, ACM SIGPLAN Notices, 17:4, (177-184), Online publication date: 1-Apr-1982.
- Hennessy J, Jouppi N, Baskett F, Gross T and Gill J (1982). Hardware/software tradeoffs for increased performance, ACM SIGARCH Computer Architecture News, 10:2, (2-11), Online publication date: 1-Mar-1982.
- Wiecek C (1982). A case study of VAX-11 instruction set usage for compiler execution, ACM SIGARCH Computer Architecture News, 10:2, (177-184), Online publication date: 1-Mar-1982.
- Gross T and Hennessy J Optimizing delayed branches Proceedings of the 15th annual workshop on Microprogramming, (114-120)
- Clark D and Levy H Measurement and analysis of instruction use in the VAX-11/780 Proceedings of the 9th annual symposium on Computer Architecture, (9-17)
- Yuen C (1981). Extending the power of short-wordlength processors by means of context-dependent machine instructions, ACM SIGARCH Computer Architecture News, 9:6, (9-15), Online publication date: 15-Oct-1981.
- Clark D and Strecker W (1980). Comments on "the case for the reduced instruction set computer," by Patterson and Ditzel, ACM SIGARCH Computer Architecture News, 8:6, (34-38), Online publication date: 1-Oct-1980.
Recommendations
An Instruction Fetch Unit for a High-Performance Personal Computer
The instruction fetch unit (IFU) of the Dorado personal computer speeds up the emulation of instructions by prefetching, decoding, and preparing later instructions in parallel with the execution of earlier ones. It dispatches the machine's microcoded ...
Generating interlocked instruction pipelines from specifications of instruction sets
CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisThe development of application specific processors (ASIPs) for systems-on-a-chip (SoCs) became increasingly popular in recent years. To efficiently develop such processors, respective tools are crucial. This paper presents methods to generate pipelined ...
Energy-exposed instruction sets
Power aware computingModern performance-oriented ISAs, such as RISC and VLIW, only expose to software features that impact the critical path through computation. Pipelined microprocessor implementations hide most of the microarchitectural work performed in executing ...