- Authors:
- Krste Asanovic,
- David Johnson
This manual contains the specification of the Torrent Instruction Set Architecture (ISA). Torrent is a vector ISA designed for digital signal processing applications. Torrent is based on the 32-bit MIPS-II ISA, and this manual is intended to be read as a supplement to the book "MIPS RISC Architecture" by Kane and Heinrich. Torrent is the ISA of the T0 vector microprocessor which is described in the separate "T0 Engineering Data" technical report.
Cited By
Nuzman D, Rosen I and Zaks A (2019). Auto-vectorization of interleaved data for SIMD, ACM SIGPLAN Notices, 41:6, (132-143), Online publication date: 11-Jun-2006.- Nuzman D, Rosen I and Zaks A Auto-vectorization of interleaved data for SIMD Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation, (132-143)
- Naishlos D, Biberstein M, Ben-David S and Zaks A Vectorizing for a SIMdD DSP architecture Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, (2-11)
Recommendations
Intel® Itanium® floating-point architecture
WCAE '03: Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer ArchitectureThe Intel® Itanium® architecture is increasingly becoming one of the major processor architectures present in the market today. Launched in 2001, the Intel Itanium processor was followed in 2002 by the Itanium 2 processor, with increased integer and ...
The WaveScalar architecture
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, however, is an open challenge that conventional superscalar designs will not ...
The Metaflow Architecture
The Metaflow architecture, a unified approach to maximizing the performance of superscalar microprocessors, is introduced. The Metaflow architecture exploits inherent instruction-level parallelism in conventional sequential programs by hardware means, ...