skip to main content
Skip header Section
The Designer's Guide to VHDLJune 2001
Publisher:
  • Morgan Kaufmann Publishers Inc.
  • 340 Pine Street, Sixth Floor
  • San Francisco
  • CA
  • United States
ISBN:978-1-55860-674-6
Published:01 June 2001
Pages:
725
Skip Bibliometrics Section
Bibliometrics
Skip Abstract Section
Abstract

From the Publisher:

The Designer's Guide to VHDL is both a comprehensive manual for the language and an authoritative reference on its use in hardware design at all levels, from the system level to the gate level. Using the IEEE standard for VHDL, the author presents the entire description language and builds a modeling methodology based on successful software engineering techniques. Requiring only a minimal background in programming, this is an excellent tutorial for anyone in computer architecture, digital systems engineering, or CAD. The book is organized so that it can be either read cover-to-cover for a comprehensive tutorial or kept deskside as a reference to the language. Each chapter introduces a number of related concepts or language facilities and illustrates each one with examples. Scattered throughout the book are four case studies, which bring together preceding material in the form of extended worked examples. All of the examples and case studies, complete with test drivers for running the VHDL code, are available via the World Wide Web. In addition, each chapter is followed by a set of related exercises.

Cited By

  1. ACM
    Ebeid E, Fummi F, Quaglia D, Posadash H and Villar E A framework for design space exploration and performance analysis of networked embedded systems Proceedings of the 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, (1-8)
  2. ACM
    Chevillon N, Madec M and Lallement C Gate-level modeling for CMOS circuit simulation with ultimate FinFETs Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, (22-29)
  3. ACM
    Gendrault Y, Madec M, Lallement C, Pêcheux F and Haiech J Computer-aided design in synthetic biology Proceedings of the 4th International Symposium on Applied Sciences in Biomedical and Communication Technologies, (1-7)
  4. Azarmehr M and Muscedere R (2011). A RISC architecture for 2DLNS-based signal processing, International Journal of High Performance Systems Architecture, 3:2/3, (149-156), Online publication date: 1-May-2011.
  5. Bauer A and Leucker M The theory and practice of SALT Proceedings of the Third international conference on NASA Formal methods, (13-40)
  6. ACM
    Schlickling M and Pister M Semi-automatic derivation of timing models for WCET analysis Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, (67-76)
  7. ACM
    Schlickling M and Pister M (2010). Semi-automatic derivation of timing models for WCET analysis, ACM SIGPLAN Notices, 45:4, (67-76), Online publication date: 13-Apr-2010.
  8. ACM
    Shoufan A and Huss S (2010). A Course on Reconfigurable Processors, ACM Transactions on Computing Education, 10:2, (1-20), Online publication date: 1-Jun-2010.
  9. ACM
    Whitham J, Audsley N and Schoeberl M Using hardware methods to improve time-predictable performance in real-time Java systems Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems, (130-139)
  10. Park K, Park H, Jeun W and Ha S (2009). Boolean circuit programming, Journal of Discrete Algorithms, 7:2, (267-277), Online publication date: 1-Jun-2009.
  11. ACM
    Pukite P and Ludwig L Generic discrete event simulations using DEGAS: Proceedings of the 2007 ACM international conference on SIGAda annual international conference, (27-40)
  12. ACM
    Pukite P and Ludwig L (2007). Generic discrete event simulations using DEGAS:, ACM SIGAda Ada Letters, XXVII:3, (27-40), Online publication date: 17-Nov-2007.
  13. Hansen M, Madsen J and Brekling A Semantics and verification of a language for modelling hardware architectures Formal methods and hybrid real-time systems, (300-319)
  14. Hickey D, Wilsey P, Hoekstra R, Keiter E, Hutchinson S and Russo T Mixed-Signal Simulation with the Simbus Backplane Proceedings of the 39th annual Symposium on Simulation, (223-229)
  15. Peixoto P Simulating web applications design models Proceedings of the 5th international conference on Web Engineering, (627-629)
  16. Tolstrup T, Nielson F and Nielson H Information flow analysis for VHDL Proceedings of the 8th international conference on Parallel Computing Technologies, (79-98)
  17. Harcourt E (2005). Teaching computer organization and architecture using SystemC, Journal of Computing Sciences in Colleges, 21:2, (27-39), Online publication date: 1-Dec-2005.
  18. ACM
    Udrescu M, Prodan L and Vlǎdutiu M Using HDLs for describing quantum circuits Proceedings of the 1st conference on Computing frontiers, (96-110)
Contributors
  • The University of Adelaide

Recommendations