Skip header Section
Skip Bibliometrics Section
Memory Issues in Embedded Systems-on-Chip: Optimizations and ExplorationNovember 1998
Skip Abstract Section
Abstract
From the Publisher:
Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration covers techniques for optimization of system-level memory requirements, and exploration of candidate memory architectures for implementing processor-core-based embedded systems. It is designed for researchers and graduate students; for designers of embedded systems who are migrating from a traditional micro-controller centered, board-based design methodology to newer design methodologies using IP blocks for process of core-based embedded systems-on-chip; and for CAD tool developers who wish to expand their application base from a hardware synthesis target to embedded systems that combine significant amounts of software and hardware.
Cited By
Sharma N, Panda P, Catthoor F, Raghavan P and Aa T (2015). Array Interleaving—An Energy-Efficient Data Layout Transformation, ACM Transactions on Design Automation of Electronic Systems, 20:3, (1-26), Online publication date: 24-Jun-2015.- Kumar T, Govindarajan R and Ravikumar C (2012). On-chip memory architecture exploration framework for DSP processor-based embedded system on chip, ACM Transactions on Embedded Computing Systems, 11:1, (1-25), Online publication date: 1-Mar-2012.
- Kim S, Kwon K, Kim C, Jang C, Lee J and Min S (2011). Demand Paging Techniques for Flash Memory Using Compiler Post-Pass Optimizations, ACM Transactions on Embedded Computing Systems, 10:4, (1-29), Online publication date: 1-Nov-2011.
- Takase H, Tomiyama H and Takada H Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems Proceedings of the Conference on Design, Automation and Test in Europe, (1124-1129)
- Raghavan P and Catthoor F SARA Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, (41-50)
- Geelen B, Ferentinos V, Catthoor F, Lafruit G, Verkest D, Lauwereins R and Stouraitis T (2009). Spatial locality exploitation for runtime reordering of JPEG2000 wavelet data layouts, ACM Transactions on Design Automation of Electronic Systems, 15:1, (1-6), Online publication date: 1-Dec-2009.
- Menichelli F and Olivieri M (2009). Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17:2, (161-171), Online publication date: 1-Feb-2009.
- Dimitroulakos G, Kostaras N, Galanis M and Goutis C (2009). Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays, The Journal of Supercomputing, 48:2, (115-151), Online publication date: 1-May-2009.
- Viana P, Gordon-Ross A, Barros E and Vahid F A table-based method for single-pass cache optimization Proceedings of the 18th ACM Great Lakes symposium on VLSI, (71-76)
- Chen T, Lin H and Zhang T Orchestrating data transfer for the cell/B.E. processor Proceedings of the 22nd annual international conference on Supercomputing, (289-298)
- Ozturk O, Kandemir M and Chen G (2008). Access pattern-based code compression for memory-constrained systems, ACM Transactions on Design Automation of Electronic Systems, 13:4, (1-30), Online publication date: 1-Sep-2008.
- Dimitroulakos G, Galanis M, Kostaras N and Goutis C A unified evaluation framework for coarse grained reconfigurable array architectures Proceedings of the 4th international conference on Computing frontiers, (161-172)
- Koc H, Kandemir M, Ercanli E and Ozturk O Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors Proceedings of the 44th annual Design Automation Conference, (224-229)
- Golubeva O, Loghi M, Poncino M and Macii E Architectural leakage-aware management of partitioned scratchpad memories Proceedings of the conference on Design, automation and test in Europe, (1665-1670)
- Huang C, Ravi S, Raghunathan A and Jha N (2007). Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15:11, (1191-1204), Online publication date: 1-Nov-2007.
- Pyka R, Faßbach C, Verma M, Falk H and Marwedel P Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications Proceedingsof the 10th international workshop on Software & compilers for embedded systems, (41-50)
- Staschulat J and Ernst R (2007). Scalable precision cache analysis for real-time software, ACM Transactions on Embedded Computing Systems, 6:4, (25-es), Online publication date: 1-Sep-2007.
- Absar J and Catthoor F Analysis of scratch-pad and data-cache performance using statistical methods Proceedings of the 2006 Asia and South Pacific Design Automation Conference, (820-825)
- Patel K, Benini L, Macii E and Poncino M STV-Cache Proceedings of the 16th ACM Great Lakes symposium on VLSI, (404-409)
- Egger B, Kim C, Jang C, Nam Y, Lee J and Min S A dynamic code placement technique for scratchpad memory using postpass optimization Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, (223-233)
- Suhendra V, Raghavan C and Mitra T Integrated scratchpad memory optimization and task scheduling for MPSoC architectures Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, (401-410)
- Dimitroulakos G, Galanis M and Goutis C Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures Proceedings of the 20th international conference on Parallel and distributed processing, (113-113)
- Galanis M, Dimitroulakos G and Goutis C Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware Proceedings of the 20th international conference on Parallel and distributed processing, (198-198)
- Verma M and Marwedel P (2006). Overlay techniques for scratchpad memories in low power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14:8, (802-815), Online publication date: 1-Aug-2006.
- Absar J and Catthoor F (2006). Reuse analysis of indirectly indexed arrays, ACM Transactions on Design Automation of Electronic Systems, 11:2, (282-305), Online publication date: 1-Apr-2006.
- Ravindran R, Nagarkar P, Dasika G, Marsman E, Senger R, Mahlke S and Brown R Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache Proceedings of the international symposium on Code generation and optimization, (179-190)
- Patel K, Macii E and Poncino M Zero clustering Proceedings of the 15th ACM Great Lakes symposium on VLSI, (56-59)
- Staschulat J and Ernst R Scalable precision cache analysis for preemptive scheduling Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, (157-165)
- Staschulat J and Ernst R (2005). Scalable precision cache analysis for preemptive scheduling, ACM SIGPLAN Notices, 40:7, (157-165), Online publication date: 12-Jul-2005.
- Fradj H, el Ouardighi A, Belleudy C and Auguin M (2004). Energy aware memory architecture configuration, ACM SIGARCH Computer Architecture News, 33:3, (3-9), Online publication date: 1-Jun-2005.
- Wehmeyer L and Marwedel P Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software Proceedings of the conference on Design, Automation and Test in Europe - Volume 1, (600-605)
- Ozturk O, Saputra H, Kandemir M and Kolcu I Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems Proceedings of the conference on Design, Automation and Test in Europe - Volume 2, (882-887)
- Loghi M, Azzoni P and Poncino M Tag Overflow Buffering Proceedings of the conference on Design, Automation and Test in Europe - Volume 1, (520-525)
- Vuletić M, Dubach C, Pozzi L and Ienne P Enabling unrestricted automated synthesis of portable hardware accelerators for virtual machines Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, (243-248)
- Sica F, Coelho C, Nacif J, Foster H and Fernandes A Exception handling in microprocessors using assertion libraries Proceedings of the 17th symposium on Integrated circuits and system design, (55-59)
- Verma M, Wehmeyer L and Marwedel P Dynamic overlay of scratchpad memory for energy minimization Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, (104-109)
- Park C, Lim J, Kwon K, Lee J and Min S Compiler-assisted demand paging for embedded systems with flash memory Proceedings of the 4th ACM international conference on Embedded software, (114-124)
- Staschulat J and Ernst R Multiple process execution in cache related preemption delay analysis Proceedings of the 4th ACM international conference on Embedded software, (278-286)
- Wehmeyer L, Helmig U and Marwedel P Compiler-optimized usage of partitioned memories Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, (114-120)
- Fradj H, el Ouardighi A, Belleudy C and Auguin M Energy aware memory architecture configuration Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture, (3-9)
- Juurlink B and de Langen P Dynamic techniques to reduce memory traffic in embedded systems Proceedings of the 1st conference on Computing frontiers, (192-201)
- Papanikolaou A, Miranda M and Catthoor F Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options Proceedings of the 1st conference on Computing frontiers, (202-211)
- Batcher K and Walker R Cluster miss prediction for instruction caches in embedded networking applications Proceedings of the 14th ACM Great Lakes symposium on VLSI, (358-363)
- Vuletić M, Pozzi L and Ienne P Virtual memory window for application-specific reconfigurable coprocessors Proceedings of the 41st annual Design Automation Conference, (948-953)
- Marwedel P, Wehmeyer L, Verma M, Steinke S and Helmig U Fast, predictable and low energy memory references through architecture-aware compilation Proceedings of the 2004 Asia and South Pacific Design Automation Conference, (4-11)
- Cai L, Yu H and Gajski D A novel memory size model for variable-mapping in system level design Proceedings of the 2004 Asia and South Pacific Design Automation Conference, (812-817)
- Patel K, Macii E and Poncino M Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC Proceedings of the conference on Design, automation and test in Europe - Volume 1
- Verma M, Wehmeyer L and Marwedel P Cache-Aware Scratchpad Allocation Algorithm Proceedings of the conference on Design, automation and test in Europe - Volume 2
- Verma M, Steinke S and Marwedel P Data partitioning for maximal scratchpad usage Proceedings of the 2003 Asia and South Pacific Design Automation Conference, (77-83)
- Papanikolaou A, Miranda M, Catthoor F, Corporaal H, De Man H, De Roest D, Stucchi M and Maex K Global interconnect trade-off for technology over memory modules to application level Proceedings of the 2003 international workshop on System-level interconnect prediction, (125-132)
- Ramachandran A and Jacome M Xtream-Fit Proceedings of the 40th annual Design Automation Conference, (137-142)
- Huang C, Ravi S, Raghunathan A and Jha N Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
- Kumar T, Govindarajan R and Kumar C Optimal Code and Data Layout in Embedded Systems Proceedings of the 16th International Conference on VLSI Design
- Verma M, Wehmeyer L and Marwedel P Efficient scratchpad allocation algorithms for energy constrained embedded systems Proceedings of the Third international conference on Power - Aware Computer Systems, (41-56)
- Gharsalli F, Meftali S, Rousseau F and Jerraya A Automatic generation of embedded memory wrapper for multiprocessor SoC Proceedings of the 39th annual Design Automation Conference, (596-601)
- Palem K, Rabbah R, Mooney V, Korkmaz P and Puttaswamy K Design space optimization of embedded memory systems via data remapping Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, (28-37)
- Palem K, Rabbah R, Mooney V, Korkmaz P and Puttaswamy K (2002). Design space optimization of embedded memory systems via data remapping, ACM SIGPLAN Notices, 37:7, (28-37), Online publication date: 17-Jul-2002.
- Steinke S, Grunwald N, Wehmeyer L, Banakar R, Balakrishnan M and Marwedel P Reducing energy consumption by dynamic copying of instructions onto onchip memory Proceedings of the 15th international symposium on System Synthesis, (213-218)
- Huang C, Ravi S, Raghunathan A and Jha N High-level synthesis of distributed logic-memory architectures Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, (564-571)
- Steinke S, Wehmeyer L, Lee B and Marwedel P Assigning Program and Data Objects to Scratchpad for Energy Reduction Proceedings of the conference on Design, automation and test in Europe
- Dutt N, Nicolau A, Tomiyama H and Halambi A New directions in compiler technology for embedded systems (embedded tutorial) Proceedings of the 2001 Asia and South Pacific Design Automation Conference, (409-414)
- Meftali S, Gharsalli F, Rousseau F and Jerraya A An optimal memory allocation for application-specific multiprocessor system-on-chip Proceedings of the 14th international symposium on Systems synthesis, (19-24)
- Grun P, Dutt N and Nicolau A APEX Proceedings of the 14th international symposium on Systems synthesis, (25-32)
- Panda P, Semeria L and de Micheli G Cache-efficient memory layout of aggregate data structures Proceedings of the 14th international symposium on Systems synthesis, (101-106)
- Chung E, Benini L and De Micheli G Source code transformation based on software cost analysis Proceedings of the 14th international symposium on Systems synthesis, (153-158)
- Ouaiss I and Vemuri R Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers Proceedings of the conference on Design, automation and test in Europe, (650-657)
- Kulkarni C, Ghez C, Miranda M, Catthoor F and de Man H Cache conscious data layout organization for embedded multimedia applications Proceedings of the conference on Design, automation and test in Europe, (686-693)
- Grun P, Dutt N and Nicolau A Access pattern based local memory customization for low power embedded systems Proceedings of the conference on Design, automation and test in Europe, (778-784)
- Zhu J Static memory allocation by pointer analysis and coloring Proceedings of the conference on Design, automation and test in Europe, (785-790)
- Jain P, Devadas S, Engels D and Rudolph L Software-assisted cache replacement mechanisms for embedded systems Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, (119-126)
- Zhu J and Rogers E Color permutation Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, (380-383)
- Panda P, Dutt N, Nicolau A, Catthoor F, Vandecappelle A, Brockmeyer E, Kulkarni C and De Greef E (2001). Data Memory Organization and Optimizations in Application-Specific Systems, IEEE Design & Test, 18:3, (56-68), Online publication date: 1-May-2001.
- Benini L, Macchiarulo L, Macii A, Macii E and Poncino M From architecture to layout Proceedings of the 38th annual Design Automation Conference, (784-789)
- Chiou D, Jain P, Rudolph L and Devadas S Application-specific memory management for embedded systems using software-controlled caches Proceedings of the 37th Annual Design Automation Conference, (416-419)
- Séméria L, Sato K and De Micheli G Resolution of dynamic memory allocation and pointers for the behavioral synthesis form C Proceedings of the conference on Design, automation and test in Europe, (312-319)
- Catthoor F, Dutt N and Kozyrakis C How to solve the current memory access and data transfer bottlenecks Proceedings of the conference on Design, automation and test in Europe, (426-435)
- Chang H and Lin Y Array allocation taking into account SDRAM characteristics Proceedings of the 2000 Asia and South Pacific Design Automation Conference, (497-502)
- Grun P, Dutt N and Nicolau A MIST Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, (431-438)
- Nachtergaele L, Tiwari V and Dutt N System and architecture-level power reduction of microprocessor-based communication and multi-media applications Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, (569-574)
- Khouri K, Lakshminarayana G and Jha N Memory binding for performance optimization of control-flow intensive behaviors Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, (482-488)
- Fraboulet A, Huard G and Mignotte A Loop Alignment for Memory Accesses Optimization Proceedings of the 12th international symposium on System synthesis
