Technology scaling has provided system designers with an exploding transistor budget, far more than what was available when the core principles behind many existing commodity microprocessors were envisioned. This tremendous growth also brings forth a whole new set of engineering challenges involving power density, thermal efficiency, and so on. In particular, the power constraint is becoming a first order design consideration in microprocessor designs. In the landscape of general purpose processors, power limited designs designate a significant paradigm shift from the area limited designs of the past.
This dissertation proposes a model to capture the first order impact of the power constraint. Denoted as the Simultaneously Active Fraction (SAF), this metric represents the fraction of the entire chip resources that can be active simultaneously, given a target power envelope. As the improvement in the energy efficiency of individual transistor devices lags behind the growth in their integration capacity, the dissertation finds that the SAF is monotonically decreasing in each successive technology generation.
In the context of rapidly shrinking SAF, this dissertation investigates a novel multicore design paradigm: Over-provisioned Multicore System (OPMS). An OPMS is a class of multicores that by design provision more processing core resources than that can be kept active for their target Thermal Design Power (TDP). Since only a subset of the on-chip cores are active at any given time, this design paradigm affords tremendous flexibility in assigning computation on processing cores, facilitating many novel techniques in this broad framework.
To demonstrate a concrete application of this framework, the dissertation proposes Computation Spreading (CSP): a new model for distributing the collective work from multithreaded applications. CSP aims to collocate similar computation fragments from different threads on the same core, while distributing dissimilar computation fragments from the same thread across multiple cores. Under CSP, on-chip cores in an OPMS are dynamically specialized via retaining mutually exclusive predictive states. The dissertation demonstrates the effectiveness of CSP in an OPMS through a rigorous evaluation of performance, energy efficiency, and several design trade-offs.
Cited By
- Kim T, Huang X, Chen H, Sukharev V and Tan S Learning-based dynamic reliability management for dark silicon processor considering EM effects Proceedings of the 2016 Conference on Design, Automation & Test in Europe, (463-468)
- Esmaeilzadeh H, Blem E, Amant R, Sankaralingam K and Burger D (2013). Power challenges may end the multicore era, Communications of the ACM, 56:2, (93-102), Online publication date: 1-Feb-2013.
- Raghavan A, Emurian L, Shao L, Papaefthymiou M, Pipe K, Wenisch T and Martin M Computational sprinting on a hardware/software testbed Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, (155-166)
- Raghavan A, Emurian L, Shao L, Papaefthymiou M, Pipe K, Wenisch T and Martin M (2013). Computational sprinting on a hardware/software testbed, ACM SIGARCH Computer Architecture News, 41:1, (155-166), Online publication date: 29-Mar-2013.
- Raghavan A, Emurian L, Shao L, Papaefthymiou M, Pipe K, Wenisch T and Martin M (2013). Computational sprinting on a hardware/software testbed, ACM SIGPLAN Notices, 48:4, (155-166), Online publication date: 23-Apr-2013.
- Esmaeilzadeh H, Blem E, St. Amant R, Sankaralingam K and Burger D (2012). Power Limitations and Dark Silicon Challenge the Future of Multicore, ACM Transactions on Computer Systems, 30:3, (1-27), Online publication date: 1-Aug-2012.
- Esmaeilzadeh H, Cao T, Xi Y, Blackburn S and McKinley K Looking back on the language and hardware revolutions Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, (319-332)
- Esmaeilzadeh H, Cao T, Xi Y, Blackburn S and McKinley K (2011). Looking back on the language and hardware revolutions, ACM SIGARCH Computer Architecture News, 39:1, (319-332), Online publication date: 17-Mar-2011.
- Esmaeilzadeh H, Cao T, Xi Y, Blackburn S and McKinley K (2011). Looking back on the language and hardware revolutions, ACM SIGPLAN Notices, 46:3, (319-332), Online publication date: 17-Mar-2011.
- Esmaeilzadeh H, Blem E, St. Amant R, Sankaralingam K and Burger D Dark silicon and the end of multicore scaling Proceedings of the 38th annual international symposium on Computer architecture, (365-376)
- Esmaeilzadeh H, Blem E, St. Amant R, Sankaralingam K and Burger D (2011). Dark silicon and the end of multicore scaling, ACM SIGARCH Computer Architecture News, 39:3, (365-376), Online publication date: 22-Jun-2011.
Recommendations
Divide and Conquer on Hybrid GPU-Accelerated Multicore Systems
With the raw computing power of graphics processing units (GPUs) being more widely available in commodity multicore systems, there is an imminent need to harness their power for important numerical libraries such as LAPACK. In this paper, we consider ...
Massively LDPC Decoding on Multicore Architectures
Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed ...