Hardware architecture and FPGA implementation of a type-2 fuzzy system

ABSTRACT

This paper presents an architectural proposal for a hardware-based interval type-2 fuzzy inference system. First, it presents a computational model which considers parallel inference processing and type reduction based on computing inner and outer bound sets. Taking into account this model, we conceived a hardware architecture with several pipeline stages for full parallel execution of type-2 fuzzy inferences. The architectural proposal is used for specifying a type-2 fuzzy processor with reconfigurable rule base, which is implemented over FPGA technology. Implementation results show that this processor performs more than 30 millions of type-2 fuzzy inferences per second.

References

1. J. M. Mendel, Uncertain Rule-Based Fuzzy Logic Systems, introduction and new directions, Prentice Hall PTR, Upper Saddle River, NJ, 2001.
2. Q. Liang and J. Mendel, Interval type-2 fuzzy logic systems: theory and design, IEEE Trans. on Fuzzy Systems, Vol 8. pp 535--550, Oct. 2000.
3. Q. Liang, N. Karnik, J.M. Mendel, Connection admission control in ATM networks using survey based type-2 fuzzy logic systems, IEEE Trans. Systems, Man, and Cybernetics, Vol 30, pp 329--339, Aug. 2000.
4. Q. Liang, N. Karnik, J.M. Mendel, Equalization of nonlinear time-varying channels using type-2 fuzzy adaptive filters, IEEE. Trans. on Fuzzy Systems, Vol. 8, No. 5, pp 551--563, Oct 2000.
5. H. Wu, J. Mendel, Uncertainty bounds and their use in the design of interval type 2 fuzzy logic systems, IEEE Trans. on Fuzzy Systems, October 2002, pp. 622--639.
6. I. Baturone et al.,Microelectronic design of fuzzy logic based systems, CRC Press , March , 2000.
7. G Ascia, V. Catania and M. Russo , " VLSI Hardware Architecture for Complex Fuzzy Systems", IEEE Transactions on Fuzzy Systems, October 1999, pp. 553--570.
8. S. A. White, "Applications of Distributed Arithmetic to Digital Signal Processing: A tutorial Review", IEEE ASSP Magazine, Vol. 6 No 3, 1989.
9. Djuro G., Jaime and Bo, "Hardware implementations of fuzzy membership functions, operations, and inference", Computers & Electrical Engineering, Volume 26, Issue 1, 17 January 2000, Pages 85--105.
10. Kurt Baundendistel, "An improved method of scaling for real-time signal processing applications", IEEE Transactions on Education, Vol. 3, No. 3, August 1994.
11. S.F Obermann, M. J Flynn, "Division algorithms and implementations", IEEE Transactions on Computers, Vol. 46, Issue: 8, Aug. 1997, pp 833--854.
12. M. Melgarejo, C. A. Peña-Reyes, A. Garcia, "Computational model and architectural proposal for a hardware type-2 fuzzy system", 2nd IASTED Conference on Neural Network and Computational Intelligence(NCI 2004), Grindelwald, Switzerland, February 2004.
13. M. Melgarejo, A. Garcia, C. A. Peña-Reyes, "Architectural proposal an hardware implementation of a type-2 fuzzy system", X workshop IBERCHIP IWS 2004, Cartagena , Colombia, March, 2004.

Index Terms

• Hardware

  • Very large scale integration design

    • Application-specific VLSI designs

      • Application specific processors