Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement

ABSTRACT

Power supply noise is strong function of the switching activities of the circuit modules. Peak power supply noise can be significantly reduced by judiciously arranging the modules based on their spatial correlations in the floorplan. In this paper, power supply noise is, for the first time, incorporated into the cost function to determine the optimal floorplan in terms of real, wire length, and power supply noise. Compared to the conventional floorplanning which only considers area and wire length, power supply noise aware floorplanning can generate better floorplan both in terms of area and peak noise. The decoupling capacitance required by each module is also calculated and placed in the vicinity of the target module during the floorplanning process. Experimental results on MCNC benchmark circuits show that the peak power supply noise can be reduced as much as 40% and both the total area and wire length are improved due to the reduced total decoupling capacitance budget gained from reduced power supply noise.

References

1. {1} H. B. Bakoglu, Circuits, Interconnects and Packaging for VLSI, Addison-Wesley, Massachusetts, 1990.
2. {2} H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design", in Proc. Design Automation Conference. ACM/IEEE, June 1997, pp. 638-643.
3. {3} S. Zhao, K. Roy, and C.-K. Koh, "Estimation of inductive and resistive switching noise on power supply network in deep sub-micron cmos circuits", in Proc. of International Conference on Computer Design. IEEE, 2000, pp. 65-72.
4. {4} M. Zhao, R. Panda, S. Sapatnekar, T. Edwards, R. Chaudhry, and D. Blaauw, "Hierarchical analysis of power distribution networks", in Proc. Design Automation Conference. ACM/IEEE, June 2000, pp. 150-155.
5. {5} J. Oh and M. Pedram, "Multi-pad power/ground network design for uniform distribution of ground bounce", in Proc. Design Automation Conference. ACM/IEEE, June 1998.
6. {6} H. Su, K. Gala, and S. Sapatnekar, "Fast analysis and optimization of power/ground networks", in Proc. International Conference on CAD. IEEE/ACM, 2000, pp. 477-480.
7. {7} J. M. Wang and T. Nguyen, "Extended krylov subspace method for reduced order analysis of linear circuits with multiple sources", in Proc. Design Automation Conference. ACM/IEEE, June 2000.
8. {8} K.-H. Erhard, F. M. Johannes, and R. Dachauer, "Topology optimization techniques for power/ground networks in VLSI", in Proc. European Design Automation Conference, 1992, pp. 362-367.
9. {9} R. Dutta and M. M. Sadowska, "Automatic sizing of power/ground networks in VLSI", in Proc. Design Automation Conference. ACM/IEEE, June 1989.
10. {10} M. Ang, R. Salem, and A. Taylor, "An on-chip voltage regulator usin switched decoupling capacitors", in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 438-439.
11. {11} L. Smith, "Decoupling capacitor calculations for cmos circuits", in Proc. of IEEE Third Topical Meeting of Electrical Performance of Electronic Packaging, November 1994, pp. 101-105.
12. {12} S. Zhao, K. Roy, and C.-K. Koh, "Decoupling capacitance allocation for power supply noise suppression", in Proc. of International Symposium on Physical Design. ACM, 2001.
13. {13} K. Y. Chao and D. F. Wong, "Thermal placement for high performance multiple-chip modules", in International Conf. on Computer Design. IEEE/ACM, October 1995.
14. {14} Ching-Han Tsai and Sung-Mo Kang, "Cell-level placement for improving substrate thermal distribution", TCAD, vol. 19, pp. 253-266, 2000.
15. {15} S. Mitra, R. A. Rotenbar, L. R. Carley, and D. J. Allstot, "Substrate-aware mixed-signal macrocell placement in wright", IEEE J. Solid-State Circuits, vol. 30, pp. 269-278, 1995.
16. {16} D. F. Wong and C. L. Liu, "A new algorithm for floorplan design", in Design Automation Conference. IEEE/ACM, June 1986.
17. {17} H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Vlsi module placement based on rectangle-packing by the sequence pair", IEEE Transaction on Computer Aided Design of Intergrated Circuits and Systems, vol. 15, pp. 1518-1524, 1996.
18. {18} S. Nakatake, H. Murata, K. Fujiyoshi, and Y. Kajitani, "Module placement on bsg-structure and ic layout applications", in Proc. International Conference on CAD. IEEE/ACM, 1996, pp. 484-491.
19. {19} P. N. Guo, C. K. Cheng, and T. Yoshimura, "An o-tree representation of non-slicing floorplans and its applications", in Design Automation Conference. IEEE/ACM, 1999, pp. 268-273.
20. {20} Y. C. Yang, Y. W. Chang, G. M. Wu, and S. W. Wu, "b ^*-trees: a new representation for non-slicing floorplans", in Design Automation Conference. IEEE/ACM, 2000, pp. 458-463.
21. {21} X. Tan, R. Tian, and D. F. Wong, "Fast evaluation of sequence pair in block placement by longest common subsequence computation", in Design, Automation and Test in Europe. IEEE, 2000, pp. 106-111.
22. {22} R. Otten, "Graphics in floor-plan design", International Journal of Circuit Theory and Applications, vol. 16, pp. 391-410, 1988.
23. {23} http://www.cbl.ncsu.edu/cbl_docs/lys92.html.
24. {24} Intl. Technology Roadmap for Semiconductor, 1997.

• Hardware