J. A. G. Jess
ABSTRACT
Uncertainty in circuit performance due to manufacturing and environmental variations is increasing with each new generation of technology. It is therefore important to predict the performance of a chip as a probabilistic quantity. This paper proposes three novel algorithms for statistical timing analysis and parametric yield prediction of digital integrated circuits. The methods have been implemented in the context of the EinsTimer static timing analyzer. Numerical results are presented to study the strengths and weaknesses of these complementary approaches. Across-the-chip variability continues to be accommodated by EinsTimer's "Linear Combination of Delay (LCD)" mode. Timing analysis results in the face of statistical temperature and Vdd variations are presented on an industrial ASIC part on which a bounded timing methodology leads to surprisingly wrong results.
- "International technology roadmap for semiconductors 2001 edition," tech. rep., Semiconductor industry association, 2001. Available at http://public.itrs.net/Files/2001ITRS/Home.htm.Google Scholar
- P. Feldmann and S. W. Director, "Integrated circuit quality optimization using surface integrals," IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. 12, pp. 1868--1879, December 1993.Google ScholarDigital Library
- A. Gattiker, S. Nassif, R. Dinakar, and C. Long, "Timing yield estimation from static timing analysis," Proc. IEEE International Symposium on Quality Electronic Design, pp. 437--442, 2001. Google ScholarDigital Library
- J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," Proc. 2001 Design Automation Conference, pp. 661--666, June 2001. Google ScholarDigital Library
- S. W. Director and W. Maly, eds., Statistical approach to VLSI, vol. 8 of Advances in CAD for VLSI. North-Holland, 1994.Google Scholar
- M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," Proc. 2002 Design Automation Conference, pp. 556--561, June 2002. Google ScholarDigital Library
- D. E. Hocevar, P. F. Cox, and P. Yang, "Parametric yield optimization for MOS circuit blocks," IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. 7, pp. 645--658, June 1988.Google ScholarDigital Library
- K. Krishna and S. W. Director, "The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability," IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. 14, pp. 1557--1568, December 1995. Google ScholarDigital Library
- J. Cohen and T. Hickey, "Two algorithms for determining volumes of convex polyhedra," Journal of the ACM, vol. 26, pp. 401--414, July 1979. Google ScholarDigital Library
- J. M. Wojciechowski and J. Vlach, "Ellipsoidal method for design centering and yield estimation," IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. 12, pp. 1570--1579, October 1993.Google ScholarDigital Library
- L. Vandenberghe, S. Boyd, and S.-P. Wu, "Determinant maximization with linear matrix inequality constraints," tech. rep., Information Systems Laboratory, Electrical Engineering Department, Stanford University, April 1996. Available from http://www.stanford.edu/~boyd/maxdet.html.Google Scholar
- Y. Zhang and L. Gao, "On numerical solution of the maximum volume ellipsoid problem," Tech. Rep. CAAM technical report TR01-15, Department of Computational and Applied Mathematics, Rice University, Houston, TX 77005, August 2001.Google Scholar
- A. Genz and J. Monahan, "A stochastic algorithm for high-dimensional multiple integrals over unbounded regions with gaussian weight," Journal of Computational Applied Mathematics, no. 112, pp. 71--81, 1999. Google ScholarDigital Library
- I. P. Mysovskikh, "The approximation of multiple integrals by using interpolatory cubature formulae," in Qualitative approximation (R. A. DeVore and K. Scherer, eds.), (New York), pp. 217--243, AP, 1980.Google Scholar
- I. P. Mysovskikh, Interpolatory cubature formulas. Moscow-Leningrad: Izd 'Nauka', 1981. Russian text.Google Scholar
- "IEEE standard for integrated circuit (IC) delay and power calculation system," no. IEEE Standard 1481-1999, pp. 1--390, 1999. available at http://fp.ieeexplore.ieee.org/iel5/6837/18380/00846710.pdf?isNumber=18380\&prod=standards&arnumber=00846710.Google Scholar
- B. Büeler and A. Enge and K. Fukuda, "Exact volume computation for polytopes: a practical study," in Polytopes - combinatorics and computation (G. Kalai and e. G. M. Ziegler, eds.), vol. DMV-Seminars vol. 29, Birkhäuser Verlag, Basel, Germany, 2000. Available from http://www.lix.polytechnique.fr/Labo/Andreas.Enge/Volumen_en.htmlGoogle Scholar
Index Terms
- Statistical timing for parametric yield prediction of digital integrated circuits
Recommendations
Practical statistical static timing analysis with current source models
DAC '16: Proceedings of the 53rd Annual Design Automation ConferenceThis paper considers the practical nuances of using current source gate models in an industrial statistical timing analysis environment. Specifically, the memory overhead of a naive implementation combining statistical and current source models to ...
Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits
Uncertainty in circuit performance due to manufacturing and environmental variations is increasing with each new generation of technology. It is therefore important to predict the performance of a chip as a probabilistic quantity. This paper proposes ...
Correlation-aware statistical timing analysis with non-gaussian delay distributions
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceProcess variations have a growing impact on circuit performance for today's integrated circuit (IC) technologies. The Non-Gaussian delay distributions as well as the correlations among delays make statistical timing analysis more challenging than ever. ...
Comments