W. Hollingsworth
Abstract
Intergraph's CLIPPER microprocessor is a high performance, three chip module that implements a new instruction set architecture designed for convenient programmability, broad functionality, and easy future expansion.
- 1 Bailey, D.H., and Barton, J.T. The NAS Kernel Benchmark Program, NASA Tech. Memo. 86711, August 1985.Google Scholar
- 2 Cavanagh, J. Digital Computer Arithmetic--Design and Implementation. McGraw-Hill, New York, 1984. Google ScholarDigital Library
- 3 Cho, I., Smith, A.J., and Sachs, H. The Memory Architecture and the Cache and Memory Management Unit for the Fairchild CLIPPER, UC Berkeley CS Division Tech. Rep. UCB/CSD 86/289. March, 1986. Google ScholarDigital Library
- 4 Chow, F., Himmelstein, M,, Killian, E., and Weber, L. Engineering a RISC compiler system. In Proceedings of the IEEE Compcon, San Francisco, Calif., March, 1986, pp. 132-137.Google Scholar
- 5 Clark, D., and Levy, H. Measurement and analysis of instruction use in the VAX-11/780. In Proceedings of the 9th Annual Symposium on Computer Architecture (Austin, Texas, Apr. 1982), pp. 9-17. (Also Computer Architecture News 10, 3.) Google ScholarDigital Library
- 6 Cody, W.J., Coonen, J.T., Gay, D.M., Hanson, K., Hough, D., Kahan, W., Karpinski, R., Palmer, J., Ris, F.N., and Stevenson, D. A Proposed radix- and word-length-independent standard for floating point arithmetic. IEEE Micro 4, 4 (Aug. 1984), 86-100.Google ScholarDigital Library
- 7 Colwell, R.P., Hitchcock C.Y., Ill, Jensen, E.D., Brinkley Sprung, H.M., and Kollar, C.P. Computers, complexity and controversy. 1EEE Comp. 18, 9 (Sept. 1985), 8-19. Google ScholarDigital Library
- 8 Curnow, H.J., and Wichman, B.A. A synthetic benchma:tk. Comput. J. 19, 1 (Feb. 1976), 43-49.Google ScholarCross Ref
- 9 DeMoney, M., Moore, J., and Mashey, J. Operating system support on a RISC. In Proceedings of the IEEE Compcon (San Francisco, Calif., March, 1986), pp. 138-143.Google Scholar
- 10 Digital Equipment Corp., VAX Architecture Handbook, 19131.Google Scholar
- 11 Dongarra, J.J. Performance of various computers using standard linear equations software in a Fortran environment. Comp. Arch. News 13, 1 (Mar. 1985), 3-11.Google Scholar
- 12 Emer, J.S., and Clark, D.W. A characterization of processor performance in the VAX-11/780. In Proceedings of the 11th Annual Symposium on Computer Architecture (Ann Arbor, Mich., June 1984), pp. 301-3o9. Google ScholarDigital Library
- 13 Fairchild. CLIPPER 32-bit Microprocessor User's Manual. Prentice Hall, Englewood Cliffs, N.J., 1987. Google ScholarDigital Library
- 14 Flynn, M., Mitchell, C,, and Mulder, J. And now a case for more complex instruction sets. IEEE Comp. (Sept. 1987), 71-83. Google ScholarDigital Library
- 15 Fossum, T., McElroy, J., and English, W. An Overview of the VAX 8600 System, Digital Tech. J. I (Aug. 1985), 8-23.Google Scholar
- 16 Grochowski, E.T. An Instructor Tracer for the Motorola 68010, MS Project Report, Computer Science Division, EECS Dept., University of California, Berkeley, Calif., May, 1986.Google Scholar
- 17 Hansen, P.M., et al. A performance evaluation of the Intel iAPX 432, Comp. Arch. News I0, 4 (June 1982), 17-26. Google ScholarDigital Library
- 18 Hennessy, J., Jouppi, N., Baskett, F., Gross, T., and Gill, J. Hardware/ software tradeoffs for increased performance. In Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems (Sigarch Computer Architecture News, 10, 2, March, 1982}, pp. 2-11. Google ScholarDigital Library
- 19 Hennessy, }. VLSI processor architecture, IEEETC C-23, 12 (Dec. 1984), 1221-1246.Google ScholarDigital Library
- 20 Huck, J. Comparative analysis of computer architectures, Computer Systems Laboratory Tech. Rep. 83-243, May, 1983, Stanford University, Stanford, Calif.Google Scholar
- 21 Hunter, C., and Farquhar, E. Introduction to the NS16000 architecture. IEEE MICRO 4, 2 (Apr. 1984), 2~3-47.Google ScholarDigital Library
- 22 IBM Corporation. IBM Systems/370 Principles of Operation, Form Number GA22-7000-5, IBM, Poughkeepsie, New York, 1976.Google Scholar
- 23 Kirrmann, H. Data format and bus compatibility in microprocessors. IEEE MICRO 3, 4 (Aug. 1983), 32-47.Google ScholarDigital Library
- 24 Levy, H., and Eckhouse, R. Computer Programming and Architecture: The VAX-11, Digital Press, Bedford, Mass., 1980. Google ScholarDigital Library
- 25 Lunde, A. Evaluation of Instruction Set Processor Architecture by Program Tracing. Tech. Rep., Dept. of Computer Science, Carnegie- Mellon University, July, 1974.Google Scholar
- 26 Mateosian, R. System considerations in the NS32032 design. In Proceedings of the NCC, 1984, pp. 77-81.Google ScholarDigital Library
- 27 McMahon, F. The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range, Tech. Rep. UCRL-53745, Lawrence Livermore National Laboratory, December, 1986.Google Scholar
- 28 Motorola Corporation 16-Bit Microprocessor User's Manual. 3rd Edition, 1982. Google ScholarDigital Library
- 29 Neff, D. C compiler implementation issues on the CLIPPER microprocessor. In Proceedings of Compcon (San Francisco, Calif., Mar. 1986), pp. 196-201.Google Scholar
- 30 Neff, L. CLIPPER microprocessor architecture overview. In Proceedings of Compeon. (San Francisco, Calif., Mar. 1986), pp. 191-195.Google Scholar
- 31 Neuhauser, C.J. Analysis of the PDP-11 Instruction Stream. Tech. Rep. 183, Computer Systems Laboratory, Stanford Electronics Laboratories, Stanford University, Stanford, Calif. 94305, February, 1980.Google Scholar
- 32 Patterson, D.A., and Sequin, C.H. A VLS{ RISC, IEEE Comp. 16, 9 (Sept. 1982), 8-20.Google Scholar
- 33 Patterson, D. Reduced instruction set computers. Commun. ACM 28, 1 (Jan, I985), 8-2/. Google ScholarDigital Library
- 34 Perry, T. At work or play, he's the captain. IEEE Spect. 24, 6 (June 1987), 56-59. Google ScholarDigital Library
- 35 Peuto, B., and Shustek, L. An instruction timing model of CPU performance. In Proceedings of the 4th Annual Symposium on Computer Architecture (College Park, Md., Mar., 1977), pp. 165-178. Google ScholarDigital Library
- 36 Radin, G. The 801 Minicomputer. IBM J. Res. Devel. 27, 3 (May, 1983), 237-246.Google ScholarDigital Library
- 37 Ritchie, D.M., and Thompson, K. The UNIX timesharing system. Commun. ACM 1Z 7 (July, 1974), 365-375. Google ScholarDigital Library
- 38 Smith, A.J. Input/output optimization and disk architecture: A survey. Perform. Eval. I, 2 (1981), 104-117.Google ScholarCross Ref
- 39 Smith, A.J. Cache memories. Comp. Surv. 14, 3 ISept. 1982), 473-530. Google ScholarDigital Library
- 40 Smith, A.J. Problems, directions and issues in memory hierarchies. In Proceedings of the 18th Annual Hawaii International Conference on System Sciences (Honolulu, Jan. 2-4, 1985), pp. 468-476. Also available as UC Berkeley CS Report UCB/CSD84/220. Google ScholarDigital Library
- 41 Stallings, W. Reduced instruction set computer architecture. In Proceedings of the IEEE 76, 1 (Jan. 1988), pp. 38-55.Google ScholarCross Ref
- 42 Sweazey, P., and Smith, A.J. A class of compatible cache consistency protocols and their support by the IEEE futurebus. In Proceedings of the 13th Annual International Symposium on Computer Architecture (Tokyo, June, 1986), pp. 414-423. Google ScholarDigital Library
- 43 Weicker, R.P. Dhrystone: A synthetic systems programming benchmark. Commun. ACM 27, 10 (Oct. 1984), 1013-1030. Google ScholarDigital Library
- 44 Wiecek, C.A. A case study of VAX-11 instruction set usage for compiler construction. In Proceedings of the Symposium on Architecture Support for Programming Languages and Operating Systems. Palo Alto, Calif., March, 1982. Google ScholarDigital Library
Index Terms
- The Clipper processor: instruction set architecture and implementation
Recommendations
Selection of instruction set extensions for an FPGA embedded processor core
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processingA design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional ...
Codevelopment of multi-level instruction set architecture and hardware for an efficient matrix processor
The instruction set architecture (ISA) is the part of the processor that is visible to the programmer or compiler writer. Multi-level ISA is proposed to explicitly communicate data parallelism to hardware (processor) in a compact way instead of the ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Reviews
Trandafir Moisa
Although most readers are already familiar with the RISC versus CISC debates as one of the most interesting controversies of the last few years, it now seems we have a choice between a RISC, CLIPPER, or CISC architecture. This paper presents Intergraph's CLIPPER microprocessor, which is a high-performance, three-chip set that implements a new instruction set architecture. The architecture is very challenging and so is its presentation. However, it is not an easy task to cover such a complex microprocessor in only 20 pages. Even so, the paper presents schematic diagrams, instruction sets and their formats, and pure technological implementation restrictions like layout, chip area, and physical parameters. For readers interested in benchmarks and statistics, there are seven tables full of interesting results. The entire presentation focuses on the motivation and design philosophy of the CLIPPER C100 and C300 microprocessors. The authors' main design decisions and trade-offs come from their main goal, which is to design and build a chip set capable of achieving mainframe performance levels. These decisions are accompanied by a careful examination of the existing high-performance computers like CRAY machines, the IBM 801, and the DEC VAX. The most interesting lesson to be learned from this paper is that it is more reasonable to view RISC and CISC as implementation methodologies than as architectural constraints. CLIPPER falls somewhere between RISC and CISC and is more than an architecture with an efficient instruction set or an architecture that embodies high-semantic-content instructions like those implemented in Micro Instruction ROM. As a final point, do not miss the bibliography. It is extensive and consistent and, I am sure, very helpful.
Access critical reviews of Computing literature here
Become a reviewer for Computing Reviews.
Comments