Gail Alverson
ABSTRACT
The development of Tera's MTA system was unusual. It respected the need for fast hardware and large shared memory, facilitating execution of the most demanding parallel application programs. But at the same time, it met the need for a clean machine model enabling calculated compiler optimizations and easy programming; and the need for novel architectural features necessary to support fast parallel system software. From its inception, system and application needs have molded the MTA architecture. The result is a system that offers high performance and ease of programming by virtue not only of fast physical hardware and flat shared memory, but also of the streamlined software systems that well utilize the features of the architecture intended to support them.
- Gail Alverson, Simon Kahan, Richard Korry, Cathy McCann, and Burton Smith. Scheduling on the Tera MTA. In Job Scheduling Strategies for Parallel Processing, volume 949 of Lecture Notes in Computer Science. Springer-Verlag, 1995. Google Scholar
Digital Library
- Robert Alverson, David Callahan, Daniel Cummings, Brian Koblenz, Allan Porterfield, and Burton Smith. The Tera computer system. In Proceedings of the 1990 ACM International Conference on Supercomputing, pages 1-6, June 1990. Google ScholarDigital Library
- D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. O. Fredrickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. The NAS parallel benchmarks --- Summary and preliminary results. In Proceedings of Supercomputing '91, pages 158-165, November 1991. Google ScholarDigital Library
- David Callahan. Recognizing and parallelizing bounded recurrences. In U. Banerjee, D. Gellernter, A. Nicoalu, and D. Padua, editors, Languages and Compilers for Parallel Computing, volume 589 of Lecture Notes in Computer Science, pages 169-185. Springer-Verlag, 1992. Google ScholarDigital Library
- David Callahan, Steve Carr, and Ken Kennedy. Improving register allocation for subscripted variables. SIGPLAN Notices, 25(6):53-65, June 1990. Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation. Google ScholarDigital Library
- David Callahan and Burton Smith. A future-based parallel language for a general-purpose highly-parallel computer. In David Gelernter, Alexandru Nicolau, and David Padua, editors, Languages and Compilers for Parallel Computing, pages 95-113. The MIT Press, Cambridge, Massachusetts, 1990. Google ScholarDigital Library
- Mark Linton. The evolution of DBX. In USENIX Summer Conference, 1990.Google Scholar
- Richard Stallman and Cygnus Support. Debugging with GDB, January 1994.Google Scholar
- Roy F. Touzeau. A Fortran compiler for the FPS-164 Scientific Computer. SIGPLAN Notices, 19(6):48-57, June 1984. Proceedings of the ACM SIGPLAN '84 Symposium on Compiler Construction. Google ScholarDigital Library
- Michael Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, 1996. Google ScholarDigital Library
- Tera hardware-software cooperation
Recommendations
Multi-processor performance on the Tera MTA
SC '98: Proceedings of the 1998 ACM/IEEE conference on SupercomputingThe Tera MTA is a revolutionary commercial computer based on a multithreaded processor architecture. In contrast to many other parallel architectures, the Tera MTA can effectively use high amounts of parallelism on a single processor. By running ...
An initial evaluation of the Tera Multithreaded Architecture and programming system using the C3I parallel benchmark suite
SC '98: Proceedings of the 1998 ACM/IEEE conference on SupercomputingThe Tera Multithreaded Architecture (MTA) is a radical new architecture intended to revolutionize high-performance computing in both the scientific and commercial marketplaces. Each processor supports 128 threads in hardware. Extremely fast thread ...
Performance analysis and portability issues of 64-bit message passing interface for Tera scale system
SEPADS'07: Proceedings of the 6th WSEAS International Conference on Software Engineering, Parallel and Distributed SystemsThis paper describes the issues underlying the development of 64-bit C-MPI (C-DAC Message Passing Interface) and the porting semantic and strategies of 64-bit C-MPI. This work discusses various issues arising during the porting from 32-bit C-MPI to 64-...
Comments