S. B. Tan
ABSTRACT
This paper describes a Fast Signature Simulator (FSS) tool for Built-In Self-Testing (BIST) circuits. The FSS consists of a simulator generator and a compiled code simulator. The simulator generator comprises a controlling program called the EXECUTIVE and translation software called SIM-GEN. SIM-GEN accepts a Hardware Description Language (HDL) representation of the circuit-under-test as its input and produces C code simulation modules comprising Boolean relations that represent the structure of the circuit. These C code modules are then compiled and linked together to form the basis of the compiled code simulator. Simulation is invoked by executing the compiled C code description of the circuit. The simulation time is minimised by the use of parallel simulation techniques in conjunction with efficient functional models and novel mapping techniques for the LFSRs. Performances approaching 5 Million Gate Evaluations Per Second (GEPS) have been achieved using the FSS.
- 1.The AIDA Design System, AIDA Corporation, 1986Google Scholar
- 2.M. A. Breuer, and A. D. Friedman "Diagnosis and Reliable Design of Digital Systems", Pitman Publishing Limited, London, 1976.Google Scholar
- 3.A. J. Briers and K. A. E. Totton, "Random Pattern Testability by Fast Fault Simulation" Proceedings of the IEEE Int. Test Conf., Sept. 1986, pp274-281Google Scholar
- 4.R. M. Croft and K. Baker, "Global Testability Tools for CATE", Proceedings of the IEE Colloquium on 'Design for Testability' 11th November 1985, London, UK.Google Scholar
- 5.S. Evanczuk, "Mixed-Level Simulation Acceleration", VLSI Systems Design, Feb. 1987, pp 62-70Google Scholar
- 6.J Fox, G Surace, P Thomas, "A Self-Testing 2 ~m CMOS Chip Set for FFT Applications", IEEE Journal of Solid State Circuits, Vol. SC-22, No. I, February 1987, pp 15-19Google ScholarCross Ref
- 7.J. R. Grierson, et al., "The UK 50000 - Successful Collaborative Development of an Integrated Design System for a 5000 gate CMOS Array with Built-In Test", Proceedings of the DAC, 1983, pp 629-636 Google ScholarDigital Library
- 8.N. Ishira, H Yasuura and S Yagima, "Time First Evaluation Algorithm for High-Speed Logic", Proceedings of the ICCAD, 1984, pp 197-199Google Scholar
- 9.N. A. Jones and K. Baker, "An Intelligent Knowledge-Based System Tool for High-Level BIST Design", Proceedings of the IEEE Int. Test Conf., Sept.1986, pp 743-749Google Scholar
- 10.S. Koeppe and C. W. Starke., "Logiksimulation komplexer Schaltungen fuer sehr grose Testlaengen" Vortraege tier NTG-Fachtagung, Baden-Baden, March 1985, pp 73-80Google Scholar
- 11.H. E. Krohn "Vector Coding Techniques for High Speed Digital Simulation", Proceedings of the 18th DAC~ 1981, pp 525-529 Google ScholarDigital Library
- 12.W. W. Peterson, "Error Correcting Codes", John Wiley, 1961Google Scholar
- 13.S. Shaw, "The Alvey Approach to Self-Testing", Silicon Design, June 1986, pp 16-17Google Scholar
- 14.TTL Data Book, Texas Instruments, 1971.Google Scholar
- 15.T. W~ Williams and K. P. Parker, "Design for Testability - A Survey", Proceedings of the IEEE, January 1983, pp 98-112Google ScholarCross Ref
Index Terms
- A fast signature simulation tool for built-in self-testing circuits
Recommendations
DFT for fast testing of self-timed control circuits
ATS '95: Proceedings of the 4th Asian Test SymposiumIn this paper, we present a methodology to perform fast testing of the control path of self-timed circuits. The speedup is achieved by testing all the execution paths in the control simultaneously. The circuits considered in this paper are those ...
Built-in intermediate voltage testing for CMOS circuits
EDTC '95: Proceedings of the 1995 European conference on Design and TestIn this paper, we propose a new testing technique called built-in intermediate voltage testing for CMOS circuits. This technique provides a high quality test which cannot be achieved by conventional functional testing. Three novel circuit designs that ...
Fast functional testing of delay-insensitive circuits
ATS '95: Proceedings of the 4th Asian Test SymposiumAlthough the advantages of delay-insensitive and self-timed circuits with respect to speed and operation are known, their advantages in terms of testing are not examined. We focus our attention on testing four-phase handshake signalling based circuits ...
Comments