skip to main content
10.1145/378239.379012acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Using texture mapping with mipmapping to render a VLSI layout

Published:22 June 2001Publication History

ABSTRACT

This paper presents a method of using texture mapping with mipmapping to render a VLSI layout. Texture mapping is used to save already rasterized areas of the layout from frame to frame, and to take advantage of any hardware accelerated capabilities of the host platform. Mipmapping is used to select which textures to display so that the amount of information sent to the display is bounded, and the image rendered on the display is filtered correctly. Additionally, two caching schemes are employed. The first, used to bound memory consumption, is a general purpose cache that holds textures spatially close to the user's current viewpoint. The second, used to speed up the rendering process, is a cache of heavily used sub-designs that are precomputed so rasterization on the fly is not necessary.

An experimental implementation shows that real-time navigation can be achieved on arbitrarily large designs. Results also show how this technique ensures that image quality does not degrade as the number of polygons drawn increases, avoiding the aliasing artifacts common in other layout systems.

References

  1. 1.Expert3D Datasheet and Description http://www.sun.com/desktop/products/Graphics/expert3dGoogle ScholarGoogle Scholar
  2. 2.J. Kuskin et al., "The Stanford Flash Multiprocessor," in Proceedings of 21st International Symposium on Computer Architecture, Chicago, IL, April 1994, pp. 302-313. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3.OpenGL Specification http://www.opengl.orgGoogle ScholarGoogle Scholar
  4. 4.J. Ousterhout "Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools," IEEE Transactions on CAD, Vol. 3, No. 1, 1984, pp. 87-100.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5.J. Ousterhout et al., "Magic: A VLSI Layout System," 21st Design Automation Conference, 1984, pp. 152-159. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6.C. Tanner, C. Migdal, and M. Jones "The Clipmap: A Virtual Mipmap," SIGGRAPH, 1998, pp. 151-158. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7.L. Williams, "Pyramidal Parametrics," SIGGRAPH, 1983, pp. 1-11. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Using texture mapping with mipmapping to render a VLSI layout

                Recommendations

                Comments

                Login options

                Check if you have access through your login credentials or your institution to get full access on this article.

                Sign in
                • Published in

                  cover image ACM Conferences
                  DAC '01: Proceedings of the 38th annual Design Automation Conference
                  June 2001
                  863 pages
                  ISBN:1581132972
                  DOI:10.1145/378239

                  Copyright © 2001 ACM

                  Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

                  Publisher

                  Association for Computing Machinery

                  New York, NY, United States

                  Publication History

                  • Published: 22 June 2001

                  Permissions

                  Request permissions about this article.

                  Request Permissions

                  Check for updates

                  Qualifiers

                  • Article

                  Acceptance Rates

                  Overall Acceptance Rate1,770of5,499submissions,32%

                  Upcoming Conference

                  DAC '24
                  61st ACM/IEEE Design Automation Conference
                  June 23 - 27, 2024
                  San Francisco , CA , USA
                • Article Metrics

                  • Downloads (Last 12 months)1
                  • Downloads (Last 6 weeks)0

                  Other Metrics

                PDF Format

                View or Download as a PDF file.

                PDF

                eReader

                View online with eReader.

                eReader