skip to main content
10.1145/3019612.3019932acmconferencesArticle/Chapter ViewAbstractPublication PagessacConference Proceedingsconference-collections
abstract

A time-triggered message-based multi-core architecture for AUTOSAR: student research abstract

Published:03 April 2017Publication History

ABSTRACT

The AUTOSAR multicore operating system lacks support for message-based Multi-Processor System-on-a-Chip (MPSoC) architectures, whereby the advantages [1] of this architecture model for temporal predictability, fault isolation, low overhead, energy efficiency and scalability can not be exploited for AUTOSAR-based systems. Additionally, the current AUTOSAR multicore version limits the autonomy of the cores, which are managed by a common Operating System (OS). Dependencies between cores, for example, by the possibility of activating tasks, task chaining or the setting of alarm / events to other cores, can cause error propagation between cores with permanent and transient hardware errors and design errors. These dependencies require the analysis of the temporal behavior of a core under the influences of the other cores on the MPSoC.

References

  1. F. Poletti, A. Poggiali et al., "Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support," Computers, IEEE Transactions on, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Y. Li, V. Suhendra, Y. Liang et al., "Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores," in Real-Time Systems Symposium 30th IEEE, Dec 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. M. Rudorfer, T. Ochs, and other, "Realtime system design utilizing AUTOSAR methodology," in elektroniknet, 2009.Google ScholarGoogle Scholar
  4. R. Obermaisser, H. Kopetz et al., "A Cross-Domain Multi-Processor System-on-a-Chip for Embedded Real-Time Systems," IEEE Transactions on Industrial Informatics, 2010. Google ScholarGoogle ScholarCross RefCross Ref
  5. J. Leverich, H. Arakida et al., "Comparing Memory Systems for Chip Multiprocessors," in Proceedings of the 34th Annual International Symposium on Computer Architecture. New York, USA: ACM, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. B. Huber and R. Obermaisser, "An ARTEMIS Cross-Domain Embedded System Architecture and Its Instantiation for Real-Time Automotive Applications," in Proceedings of the 30th IFAC Workshopon Real-Time Programming and 4th International Workshop on Real-Time Software, Poland, 2009.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    SAC '17: Proceedings of the Symposium on Applied Computing
    April 2017
    2004 pages
    ISBN:9781450344869
    DOI:10.1145/3019612

    Copyright © 2017 Owner/Author

    Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 3 April 2017

    Check for updates

    Qualifiers

    • abstract

    Acceptance Rates

    Overall Acceptance Rate1,650of6,669submissions,25%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader