skip to main content
research-article
Open Access

Attack of the killer microseconds

Published:24 March 2017Publication History
Skip Abstract Section

Abstract

Microsecond-scale I/O means tension between performance and productivity that will need new latency-mitigating ideas, including in hardware.

References

  1. Alverson, R. et al. The Tera computer system. In Proceedings of the Fourth International Conference on Supercomputing (Amsterdam, The Netherlands, June 11--15). ACM Press, New York, 1990, 1--6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Boost C++ Libraries. Boost asio library; http://www.boost.org/doc/libs/1_59_0/doc/html/boost_asio.htmlGoogle ScholarGoogle Scholar
  3. Caulfield, A. et al. Moneta: A high-performance storage array architecture for next-generation, non-volatile memories. In Proceedings of the 2010 IEEE/ACM International Symposium on Microarchitecture (Atlanta, GA, Dec. 4--8). IEEE Computer Society Press, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Dean, J. and Barroso, L.A. The tail at scale. Commun. ACM 56, 2 (Feb. 2013), 74--80. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Erlang. Erlang User's Guide Version 8.0. Processes; http://erlang.org/doc/efficiency_guide/processes.htmlGoogle ScholarGoogle Scholar
  6. Fikes, F. Storage architecture and challenges. In Proceedings of the 2010 Google Faculty Summit (Mountain View, CA, July 29, 2010); http://www.systutorials.com/3306/storage-architecture-and-challenges/Google ScholarGoogle Scholar
  7. Golang.org. Effective Go. Goroutines; https://golang.org/doc/effective_go.html#goroutinesGoogle ScholarGoogle Scholar
  8. Hennessy, J. and Patterson, D. Computer Architecture: A Quantitative Approach, Sixth Edition. Elsevier, Cambridge, MA, 2017.Google ScholarGoogle Scholar
  9. Intel Newsroom. Intel and Micron produce breakthrough memory technology, July 28, 2015; http://newsroom.intel.com/community/intel_newsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technologyGoogle ScholarGoogle Scholar
  10. Kanev, S. et al. Profiling a warehouse-scale computer. In Proceedings of the 42nd International Symposium on Computer Architecture (Portland, OR, June 13--17). ACM Press, New York, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Microsoft. Asynchronous Programming with Async and Await (C# and Visual Basic); https://msdn.microsoft.com/en-us/library/hh191443.aspxGoogle ScholarGoogle Scholar
  12. Nanavati, M. et al. Non-volatile storage: Implications of the datacenter's shifting center. Commun. ACM 50, 1 (Jan. 2016), 58--63. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Nelson, J. et al. Latency-tolerant software distributed shared memory. In Proceedings of the USENIX Annual Technical Conference (Santa Clara, CA, July 8--10). Usenix Association, Berkeley, CA, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Ousterhout, J. et al. The RAMCloud storage system. ACM Transactions on Computer Systems 33, 3 (Sept. 2015), 7:1--7:55. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Smith, B. A pipelined shared-resource MIMD computer. Chapter in Advanced Computer Architecture. D.P. Agrawal, Ed. IEEE Computer Society Press, Los Alamitos, CA, 1986, 39--41. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Wikipedia.org. Google n-gram viewer; https://en.wikipedia.org/wiki/Google_Ngram_ViewerGoogle ScholarGoogle Scholar

Index Terms

  1. Attack of the killer microseconds

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image Communications of the ACM
          Communications of the ACM  Volume 60, Issue 4
          April 2017
          86 pages
          ISSN:0001-0782
          EISSN:1557-7317
          DOI:10.1145/3069398
          • Editor:
          • Moshe Y. Vardi
          Issue’s Table of Contents

          Copyright © 2017 Owner/Author

          This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike International 4.0 License.

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 24 March 2017

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Popular
          • Refereed

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        HTML Format

        View this article in HTML Format .

        View HTML Format