Power macromodeling for high level power estimation

ABSTRACT

A modeling approach is presentedthat captures the dependence of the power dissipationof a combinational logic circuit on its input/outputsignal switching activity.The resultingpower macromodel, consisting of a single three dimensionaltable, can be used to estimate the powerconsumed in the circuit for any given input/outputsignal statistics.Given a low-level (typically gate-level)description of the circuit, we describe a characterizationprocess by which such a table modelcan be automatically built.In contrast to otherproposed techniques, this can be done for any givenlogic circuit without any user intervention, and appliesto all possible input/output signal statistics;it does not require one to construct specialized analyticalequations for the power dissipation.Thethree dimensions of our table-based model are theaverage input signal probability, average input transitiondensity, and average output zero-delay transition density.This approach has been implemented and modelshave been built for many benchmark circuits.Overa wide range of input signal statistics, we show thatthis model gives very good accuracy, with an RMSerror of under about 6%.

References

1. 1.W. Bowhill et al., "A 300 MHz 64b quad-issue CMOS RISC microprocessor," in ISSCC'95 Digest o} Technical Papers, pp. 182-183, Feb. 1995.
2. 2.F. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Transactions on VLSI Systems, pp. 446-455, Dec. 1994.
3. 3.P. Landman, High-level power estimation, "International Symposium on Low Power Electronics and Design," pp. 29-35, Monterey, CA, August 12-14, 1996.
4. 4.M. Nemani and F. Najm, "Towards a High-Level Power Estimation Capability," IEEE Transactions on CAD, vol. 15 pp. 588-598, June 1996.
5. 5.D. Marculescu, R. Marculescu and M. Pedram, "Information Theoretic Measures of Energy Consumption at Register Transfer Level," A CM/IEEE International Symposium on Low Power Design, pp. 87-92, April 1995.
6. 6.S. R. Powell and P. M. Chau, " Estimating Power Dissipation of VLSI signal Processing Chips: The PFA technique," VLSI Signal Processing IV, pp. 250-259, 1990.
7. 7.P. E. Landman and J. M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," IEEE Transactions on VLSI, vol. 3 pp. 173-187 June 1995.
8. 8.F. Najm, "Transition Density: A New Measure of Activity in Digital Circuits," IEEE Trans. on CAD, vol. 12, pp. 310-323, Feb. 1993.
9. 9.M. Xakellis and F. Najm, "Statistical Estimation of the Switching Activity in Digital Circuits," 31st A CM/IEEE Design Automation Conyerence, pp. 728-733, June 1994.
10. 10.H. Mehta, R. M. Owens and M. J. Irwin, "Energy Characterization based on Clustering," 33rd A CM/IEEE Design Automation Conyerence, pp. 702-707, June 1996.
11. 11.A. Raghunathan, S. Dey and N. K. Jha, "Register-Transfer Level Estimation Techniques for Switching Activity and Power Consumption," IEEE International Conyerence on Computer-Aided Design, pp. 158-165, November 1996.

Index Terms

• Computer systems organization

  • Dependable and fault-tolerant systems and networks

• General and reference

  • Cross-computing tools and techniques

    • Performance

• Hardware

  • Integrated circuits

    • Logic circuits

      • Combinational circuits

• Networks

  • Network performance evaluation