Maurice Herlihy
Nir Shavit
- Bit-tech.net. IBM releases "world's most powerful" 5.5GHz processor. Retrieved from http://www.bit-tech.net/news/hardware/2012/08/29/ibm-zec12/1, 8 September 2012.Google Scholar
- Halloway, S. Programming Clojure. Pragmatic Programmers. Pragmatic Bookshelf, 2009. Google ScholarDigital Library
- Harris, T., Marlow, S., Jones, S. L. P., and Herlihy, M. Composable memory transactions. Commun. ACM 51, 8 (2008), 91--100. Google ScholarDigital Library
- Herlihy, M., and Moss, J. E. B. Transactional memory: architectural support for lockfree data structures. In Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA'93) (1993), ACM Press, pp. 289--300. Google ScholarDigital Library
- Intel Corporation. Transactional Synchronization in Haswell. Retrieved from http:/http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell/, 8 September 2012.Google Scholar
- Python Application Kit. Web. Trellisstm. Retrieved from http://peak.telecommunity.com/DevCenter/TrellisSTM, 20 November 2011.Google Scholar
- Scala STM Expert Group. Scalastm. web. Retrieved from http://nbronson.github.com/scala-stm/, 20 November 2011.Google Scholar
- Shavit, N., and Touitou, D. Software transactional memory. In Proceedings of the fourteenth annual ACM symposium on Principles of distributed computing (New York, NY, USA, 1995), PODC '95, ACM, pp. 204--213. Google ScholarDigital Library
- The Deuce STM Group. Deuce stm - java software transactional memory. web. Retrieved from http://www.deucestm.org/documentation, 20 November 2011.Google Scholar
- Wiki, G. Transactional memory in gcc. Retrieved from http://gcc.gnu.org/wiki/TransactionalMemory, 8 September 2012.Google Scholar
Index Terms
- Transactional memory: beyond the first two decades
Recommendations
Transactional memory: from semantics to silicon
IWMSE '08: Proceedings of the 1st international workshop on Multicore software engineeringMulti-core architectures bring parallel programming into the mainstream. Parallel programming poses many new challenges to the developer, one of which is synchronizing concurrent access to shared memory by multiple threads. Programmers have ...
Unbounded page-based transactional memory
Proceedings of the 2006 ASPLOS ConferenceExploiting thread level parallelism is paramount in the multicore era. Transactions enable programmers to expose such parallelism by greatly simplifying the multi-threaded programming model. Virtualized transactions (unbounded in space and time) are ...
Safe privatization in transactional memory
PPoPP '18: Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel ProgrammingTransactional memory (TM) facilitates the development of concurrent applications by letting the programmer designate certain code blocks as atomic. Programmers using a TM often would like to access the same data both inside and outside transactions, ...
Comments