skip to main content
10.1145/2380445.2380527acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

A MDD methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models

Published:07 October 2012Publication History

ABSTRACT

This paper presents the COMPLEX UML/MARTE modeling methodology and its related framework for automatic generation of executable performance models. The modeling methodology supports Model-Driven Development (MDD), required by industrial flows, and a novel set of modeling features specifically suitable for Design Space Exploration (DSE), a crucial design activity. The COMPLEX framework has other advantages for DSE. The COMPLEX tooling enables the automatic generation of an executable and configurable model for fast performance analysis without requiring engineering effort. The COMPLEX tooling automates the production of an easily portable text-based representation of the UML/MARTE model. This representation is read by the underlying simulation infrastructure, which automatically builds a fast performance model supporting the evaluation of different configurations of the system. An important aspect of this performance analysis framework is that it supports a system-level text-based front-end, which is produced from the COMPLEX UML/MARTE model, and which avoids the development of SW implementations, HW refinements, or the implementation of HW/SW interfaces. Moreover, neither code regeneration, nor recompilation is required for any DSE iterations, and thus, the time taken in the exploration is mostly due to model simulation.

References

  1. The COMPLEX project (247999), "Codesign and power management in platform-based design space exploration," http://complex.offis.de.Google ScholarGoogle Scholar
  2. E. Alana, F. Ferrero, A. I. Rodriguez, R. Valencia, E. Conquet, J. Puente, J. Zamorano, F. Herrera, and R. Varona, "Component-based technologies for HW/SW co-design," in Embedded Real Time Software and Systems- ERTS2. Toulouse. France, February 2012.Google ScholarGoogle Scholar
  3. F.Herrera, P. Peñil, E. Villar, F. Ferrero, and R.Valencia, "An embedded system modeling methodology for design space exploration," in III Jornadas de Computacion Empotrada, I Jornadas SARTECO, Oct 2012.Google ScholarGoogle Scholar
  4. F.Herrera, P. Peñil, H. Posadas, and E. Villar, "A model-driven methodology for the development of SystemC executable environments," in Proceedings of Forum of Design Languages, FDL'2012, Sept 2012.Google ScholarGoogle Scholar
  5. F.Herrera, P. Peñil, E. Villar, and D. Calvo, "Enhanced ip-xact platform descriptions for automatic generation from UML/MARTE of fast performance models for DSE," in 15th Euromicro Conference on Digital System Design, DSD'2012, Sept 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. H. Posadas, S. Real, E. Villar: "M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration", in C. Silvano, W. Fornaciari & E. Villar (Eds.): "Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: the MULTICUBE Approach", Springer, 2011.Google ScholarGoogle ScholarCross RefCross Ref
  7. P. Botella, P. Sánchez and H. Posadas: "Automatic Generation of SystemC SMP Models for HW/SW Co-Simulation". In proc. of XXV Conf. on Design of Circuits and Integrated Systems, DCIS'10, 2010.Google ScholarGoogle Scholar
  8. H. Posadas, G. de Miguel, E. Villar: "Automatic generation of modifiable platform models in SystemC for Automatic System Architecture Exploration ", In Proc. of Design of Circuits and Integrated Systems, DCIS' 2009, Zaragoza, Spain. 2009--11.Google ScholarGoogle Scholar
  9. M. Becker, T. Xie, W. Mueller, G. Di Guglielmo, G. Pravadelli and F. Fummi: "RTOS-Aware Refinement for TLM2.0-Based HW/SW Designs", in proc. of DATE'10, IEEE, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. G. Palermo, C. Silvano, and V. Zaccaria, "Respir: a response surface-based Pareto iterative refinement for application-specific design space exploration," Trans. Comp.-Aided Des. Integ. Cir. Sys., vol. 28, no. 12, pp. 1816--1829, Dec. 2009. Available in http://dx.doi.org/10.1109/TCAD.2009.2028681. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. P. González, P. Sánchez, J. González. "Hardware Performance Estimation by Dynamic Scheduling". In Proc. Of FDL'2011. Sept., 2011.Google ScholarGoogle Scholar

Index Terms

  1. A MDD methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
        October 2012
        596 pages
        ISBN:9781450314268
        DOI:10.1145/2380445

        Copyright © 2012 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 7 October 2012

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article

        Acceptance Rates

        CODES+ISSS '12 Paper Acceptance Rate48of163submissions,29%Overall Acceptance Rate280of864submissions,32%

        Upcoming Conference

        ESWEEK '24
        Twentieth Embedded Systems Week
        September 29 - October 4, 2024
        Raleigh , NC , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader