Youenn Corre
ABSTRACT
In this paper we propose an ESL synthesis framework which, from the C code of an application and a description of a generic architecture, automatically explores and generates a complete synthesizable version of a H-MPSoC architecture along with the adapted code application. We developed a Design Space Exploration (DSE) algorithm that merges hardware specialization, data-parallelism exploration, processor instantiation and task mapping according to user performance and cost constraints. We also inserted HLS in the DSE loop and get fast exploration of hardware acceleration. A new ESL framework is presented, it combines our contributions with some legacy tools issued from our and another team. We validated our framework with a case study of an MJPEG decoder.
- K. Benkrid. Reconfigurable Computing in the Multi-Core Era. In International Workshop on Highly Efficient Accelerators and Reconfigurable Technologies (HEART) 2010, 2010.Google Scholar
- M. Thompson et al. A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs. In 5th conference on Hardware/software codesign and system synthesis. Google ScholarDigital Library
- G. Kahn. The semantics of a simple language for parallel programming. Information processing, 74:471--475, 1974.Google Scholar
- J. Keinert et al. SystemCoDesigner - an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. ACM Transactions on Design Automation of Electronic Systems, 14(1):1--23, 2009. Google ScholarDigital Library
- J. Falk et al. Efficient representation and simulation of model-based designs in SystemC. In Proceedings of the International Forum on Specification & Design Languages (FDL'06), pages 129--134.Google Scholar
- P. Van Stralen and A. Pimentel. Scenario-based design space exploration of mpsocs. In Computer Design (ICCD), 2010 IEEE International Conference on, pages 305--312, 2010.Google ScholarCross Ref
- J. Vidal et al. A co-design approach for embedded system modeling and code generation with uml and marte. In Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE'09. IEEE, 2009. Google ScholarDigital Library
- A.D. Pimentel et al. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, pages 99--112, 2006. Google ScholarDigital Library
- P. Coussy et al. GAUT: A High-Level Synthesis Tool for DSP applications. Springer, 2008.Google ScholarCross Ref
- S. Verdoolaege, H. Nikolov, and T. Stefanov. Pn: a tool for improved derivation of process networks. EURASIP Journal on Embedded Systems, 2007(1):19--19, 2007. Google ScholarDigital Library
- H. Nikolov et al. Systematic and automated multiprocessor system design, programming, and implementation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Trans., 27(3):542--555, 2008. Google ScholarDigital Library
- I. Augé et al. Platform-based design from parallel C specifications. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 24(12):1811--1826, 2005. Google ScholarDigital Library
- Xilinx, OS and Libraries Document Collection (UG 643). http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/oslib_rm.pdf.Google Scholar
Index Terms
- A framework for high-level synthesis of heterogeneous MP-SoC
Recommendations
From software to accelerators with LegUp high-level synthesis
CASES '13: Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded SystemsEmbedded system designers can achieve energy and performance benefits by using dedicated hardware accelerators. However, implementing custom hardware accelerators for an application can be difficult and time intensive. LegUp is an open-source high-level ...
Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
The quest to democratize the use of Field-Programmable Gate Arrays (FPGAs) has given High-Level Synthesis (HLS) the final push to be widely accepted with FPGA vendors strongly supporting this VLSI design methodology to expand the FPGA user base. HLS takes ...
A comprehensive estimation technique for high-level synthesis
ISSS '95: Proceedings of the 8th international symposium on System synthesisAbstract: We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it accounts for all types of RT level components (FUs, buses, ...
Comments