Bapiraju Vinnakota
- 1.B. Vinnakota and R. Harjani, "The design of analog selfchecking circuits," IEEE International Conference on VLSI Design, 1994.Google Scholar
- 2.R. Harjani and B. Vinnakota, "Analog circuit observer blocks," in 12th IEEE VLSI Test Symposium, 1994.Google Scholar
- 3.M. Soma, "An experimental approach to analog fault models," in CICC, 1991.Google Scholar
- 4.S. W. Director, "Manufacturing-based simulation: An overview," IEEE Circuits and Devices Magazine, vol. 3, September 1987.Google ScholarCross Ref
- 5.B. J. C. L. Wey and G. M. Wierzba, "Built-in self-test (bist) design of large-scale analog circuit networks," in ISCAS, 1989.Google Scholar
- 6.J. L. Huertas, A. Rueda, and D. Vazquez, "Improving the testability of switched capacitor filters," Analog Integrated Circuits and Signal Processing, vol. 4, pp. 199-213, 1993. Kluwer Academic Publishers. Google ScholarDigital Library
- 7.L. T. Wurtz, "Built-in self-test structure for mixed-mode circuits," IEEE Transactions on Instrumentation and Measurement, vol. 42, February 1993.Google ScholarCross Ref
- 8.L. Milor and V. Visvanathan, "Detection of catastrophic faults in analog integrated circuits," in ICCAD, February 1989.Google Scholar
- 9.V. Kolarik, M. Lubaszewski, and B. Courtois, "Towards selfchecking mixed-signal integrated circuits," in European Solid- State Circuits Conference, 1993.Google Scholar
- 10.V. Kolarik, M. Lubaszewski, and B. Courtois, "Designing selfexcersising analogue checkers," in IEEE VLSI Test Symposium, 1994.Google Scholar
- 11.K. C. Hsieh, P. R. Gray, D. Senderowicz, and D. C. Messerschmidt, "A low-noise chopper-stabilized switched-capacitor filtering technique," IEEE Journal of Solid-State Circuits, vol. SC-16, pp. 708-715, December 1981.Google Scholar
- 12.R. Gregorian and G. Temes, Analog MOS Integrated Circuits for Signal Processing. Wiley and Sons, 1986.Google Scholar
Index Terms
- System-level design for test of fully differential analog circuits
Recommendations
High-Level Design of Multiple-Valued Arithmetic Circuits Based on Arithmetic Description Language
ISMVL '08: Proceedings of the 38th International Symposium on Multiple Valued LogicThis paper proposes a high-level design method of multiple-valued arithmetic circuits. The proposed method uses a cell-based approach with a dedicated hardware description language called ARITH. By using ARITH, we can describe and verify any binary/...
Design Approaches to Field-Programmable Analog Integrated Circuits
Special issue on field programmable analog arraysThe drive towards shorter design cycles for analog integrated circuits has given impetus to several developments in the area of Field-Programmable Analog Arrays (FPAAs). Various approaches have been taken in implementing structural and parametric ...
Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSIThe superconducting rapid single flux quantum (RSFQ) logic circuit has the characteristics of high speed and low power consumption, making it an attractive candidate for future supercomputers. However, computer-aided design (CAD) tools for CMOS cannot ...
Comments