David A. Patterson
Abstract
Reduced instruction set computers aim for both simplicity in hardware and synergy between architectures and compilers. Optimizing compilers are used to compile programming languages down to instructions that are as unencumbered as microinstructions in a large virtual address space, and to make the instruction cycle time as fast as possible.
- 1 Bernhard. R. More hardware means less software. 1EEE Specfrum 18. 12 (Dec. 1981). 30-37.Google Scholar
- 2 Chaitin. C.J. Register allocation and spilling via graph coloring. In Proceedings of the SICPLAN 82 Symposium on Compiler Construction. SIGPLAN Not. 17, 6 (}une 1982). 98-105. Google ScholarDigital Library
- 3 Fisher, }.A. Very long instruction word architectures and the ELI- 512. In The 10th Annual International Symposium on Computer Architecture (Stockholm, Sweden, lone 13-17). ACM, New York. 1983, pp. 140-150. Google ScholarDigital Library
- 4 Hennessy. I.L. VLSI processor architecture. IEEE Trans. Comput. To be published. Google ScholarDigital Library
- 5 Hopkins, M. A perspective on microcode. In Proceedings of the 21st Annual IEEE Computer Conference (Spring COMPCON 83) (San Francisco, Calif., Feb.). IEEE. New York, 1983, pp. 108-110.Google Scholar
- 6 Hopkins. M. Definition of RISC. In Proceedings of the Conference on High Level Language Computer Architecture (Los Angeles, Calif. May). 1984.Google Scholar
- 7 Katevenis. M.G.H. Reduced instruction set computer architectures for VLSI. Ph.D. dissertation. Computer Science Dept., Univ. of California, Berkeley, Oct. 1983. Google ScholarDigital Library
- 8 Lunde. A. Empirical evaluation of some features of instruction set processor architecture. Commun. ACM 20, 3 (Mar. 1977). 143-153. Google ScholarDigital Library
- 9 Patterson. D.A. Microprogramming. Sci. Am. 248, 3 (Mar. 1983). 36-43.Google Scholar
- 10 Patterson, D.A. RISC watch. Comput. Archit. News 12, 1 (Mar. 1984). 11-19. Google ScholarDigital Library
- 11 Patterson. D.A., and S6quin. C. A VLSI RISC. Computer 15. 9 (Sept. 1982). 8-21.Google Scholar
- 12 Radin. G. The 801 minicomputer. IBM 1. Res. Dev. 27, 3 {May 1983). 237-246.Google Scholar
- 13 Ungar. D. Blau. R. Foley, P. Samples, D. and Patterson. D. Architecture of SOAR: Smalltalk on a RISC. In Proceedings of the 11th Symposium on Computer Architecture (Ann Arbor, Mich., June 5-7). ACM, New York, 1984, pp. 188-197. Google ScholarDigital Library
Index Terms
- Reduced instruction set computers
Recommendations
Reduced instruction set computer (RISC)
Encyclopedia of Computer ScienceUntil 1975, computer architecture and, consequently, computer design and implementation had grown more complicated with each successive generation. Instruction sets were large and individual instructions were complicated. Some of these complications ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...
Comments