An industrial design space exploration framework for supporting run-time resource management on multi-core systems

ABSTRACT

Current multi-core design methodologies are facing increasing unpredictability in terms of quality due to the actual diversity of the workloads that characterize the deployment scenario. To this end, these systems expose a set of dynamic parameters which can be tuned at run-time to achieve a specified Quality of Service (QoS) in terms of performance. A run-time manager operating system module is in charge of matching the specified QoS with the available platform resources by manipulating the overall degree of task-level parallelism of each application as well as the frequency of operation of each of the system cores.

In this paper, we introduce a design space exploration framework for enabling and supporting enhanced resource management through software re-configuration on an industrial multi-core platform. From one side, the framework operates at design time to identify a set of promising operating points which represent the optimal trade-off in terms of the target power consumption and performance. The operating points are used after the system has been deployed to support an enhanced resource management policy. This is done by a light-weight resource management layer which filters and selects the optimal parallelism of each application and operating frequency of each core to achieve the QoS constraints imposed by the external world and/or the user.

We show how the proposed design-time and run-time techniques can be used to optimally manage the resources of a multiple-stream MPEG4 encoding chip dedicated to automotive cognitive safety tasks.

References

1. K. Keutzer, A. R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: orthogonalization of concerns and platform-based design. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 19(12):1523--1543, Dec 2000.
2. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness (Series of Books in the Mathematical Sciences). W. H. Freeman, January 1979.
3. Ch. Ykman-Couvreur, V. Nollet, Fr. Catthoor, and H. Corporaal. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management. In Proc. International Symposium on System-on-Chip, pages 1--4, 2006.
4. B. Mei, B. Sutter, T. Aa, M. Wouters, A. Kanstein, and S. Dupont. Implementation of a coarse-grained reconfigurable media processor for avc decoder. J. Signal Process. Syst., 51(3):225--243, 2008.
5. L. Benini, R. Bogliolo, and G. De Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on VLSI Systems, 8:299--316, 2000.
6. C. Isci, A. Buyuktosunoglu, C. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proc. MICRO-39 Microarchitecture 39th Annual IEEE/ACM International Symposium on, pages 347--358, 2006.
7. J. Li and J. F. Martinez. Power-performance implications of thread-level parallelism on chip multiprocessors. In Performance Analysis of Systems and Software, 2005. ISPASS 2005. IEEE International Symposium on, pages 124--134, March 2005.
8. J. Li and J. F. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In High-Performance Computer Architecture, 2006. The Twelfth International Symposium on, pages 77--87, Feb. 2006.
9. H. Shojaei, A. Ghamarian, T. Basten, M. Geilen, S. Stuijk, and R. Hoes. A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for cmp run-time management. In DAC '09: Proceedings of the 46th conference on Design automation, New York, NY, USA, 2009. ACM.
10. G. Mariani, G. Palermo, C. Silvano, and V. Zaccaria. A design space exploration methodology supporting run-time resource management for multi-processors system on-chip. In Proceedings IEEE SASP'09 - Symposium on Application Specific Processors, San Francisco, CA, USA, July 2009.
11. R. Baert, E. Brockmeyer, S. Wuytack, and T. J. Ashby. Exploring parallelizations of applications for mpsoc platforms using mpa. In Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE '09., pages 1148--1153, April 2009.
12. K. Deb, S. Agrawal, A. Pratab, and T. Meyarivan. A Fast and Elitist Multi-Objective Genetic Algorithm: NSGA-II. Proceedings of the Parallel Problem Solving from Nature VI Conference, pages 849--858, 2000.