Payman Zarkesh-Ha
ABSTRACT
Network on chip (NoC) is often implemented with packet-based communication rather than bus connections between cores. Although NoC is a good solution for long-distance communication, local buses are more efficient for short-distance connections. In this paper, we propose a hybrid network on chip (HNoC) fabric that uses local buses for nearest-neighbor communication and the standard NoC topology for global interconnection. Local buses carry all the nearest-neighbor traffic, reducing traffic on the global network, which results in increased throughput and reduced energy consumption.
Based on a communication probability density (CPD) function derived from Rent's rule, it is shown that in a 25-core chip multiprocessor, HNoC can remove up to 78% of the traffic from the global NoC topology, which results in 4.6x higher throughput and a 58% reduction in energy consumption compared to a conventional NoC topology.
- Theodoros Konstantakopoulos, Jonathan Eastep, James Psota, and Anant Agarwal, "Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures," MIT CSAIL Technical Report, November 2007.Google Scholar
- M. Horowitz and W. Dally, "How scaling will change processor architecture," Proceedings of the International Solid-State Circuits Conference (ISSCC), pp. 132--133, Feb. 2004.Google Scholar
- James Balfour and William J. Dally, "Design Tradeoffs for Tiled CMP On-Chip Networks," Proceedings of the 20th ACM International Conference on Supercomputing (ICS), June 2006. Google ScholarDigital Library
- P. C. Luca, P. Partha, X. Yuan, "Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Callengges," ACM/IEEE International Symposium on Networks-on-Chip, pp. 93--102, June 2009. Google ScholarDigital Library
- S. Kamil, A. Pinar, D. Gunter, M. Lijewski, L. Oliker, J. Shalf, "Reconfigurable Hybrid Interconnection for Static and Dynamic Scientific Applications", ACM International Conference on Computing Frontiers, 2007. Google ScholarDigital Library
- G. Hendry, S. Kamil, A. Biberman, J. Chan, B. Lee, M. Mohiyuddin, A. Jain, K. Bergman, L.P. Carloni, J. Kubiatowicz, L. Oliker, and J. Shalf, "Analysis of Photonic Networks for a Chip Multi-Processor Using Scientific Applications," Proceedings of the Third International Symposium on Networks-on-Chip (NoCS), pp. 104--113, June 2009. Google ScholarDigital Library
- V. Soteriou, H. Wang, and L.S. Peh, "A Statistical Traffic Model for On-Chip Interconnection Networks," IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 104--116, September 2006. Google ScholarDigital Library
- D. Greenfield, A. Banerjee, J.-G. Lee, and S. Moore, "Implications of rent's rule for NoC design and its fault-tolerance," International Symposium on Networks-on-Chip, pp. 283--294, June 2007. Google ScholarDigital Library
- W. Heirman, J. Dambre, D. Stroobandt, and J. Campenhout, "Rent's rule and parallel programs: Characterizing network traffic behavior," International Workshop on System Level Interconnect Prediction, pp. 87--94, April 2008. Google ScholarDigital Library
- G. Bezerra, S. Forrest, M. Moses, A. Davis, and P. Zarkesh-Ha, "Prediction of NoC Energy Consumption using Rent's rule based Communication Probability Distribution," submitted to International Workshop on System Level Interconnect Prediction, June 2010. Google ScholarDigital Library
- J. A. Davis, V. K. De and J. D. Meindl, "A Stochastic Wire-length Distribution for Gigascale Integration (GSI): Part I: Derivation and Validation," IEEE Transaction on Electron Devices, pp. 580--589, March 1998.Google Scholar
- A. Kahng, B. Li, L. Peh, and K. Samadi. Orion 2.0: A fast and accurate noc power and area model for early--stage design space exploration. In Design, Automation, and Test in Europe, pp. 423--428, June 2009. Google ScholarDigital Library
- P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh: "Effect of Traffic Localization on Energy Dissipation in NoC-based Interconnect," IEEE International Symposium on Circuits and Systems, pp 1774--1777, July 2005.Google Scholar
- J. Hu and R. Marculescu, "Energy-aware Mapping for Tile-based NoC Architectures under Performance Constraints," Asia and South Pacific Design Automation Conference, pp. 233--239, Jan. 2003. Google ScholarDigital Library
- E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, "Load Distribution with the Proximity Congestion Awareness in a Network on Chip," IEEE Design Automation and Test in Europe Conference and Exhibition, pp. 1126--1127, Dec. 2003. Google ScholarDigital Library
Index Terms
- Hybrid network on chip (HNoC): local buses with a global mesh architecture
Recommendations
Synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors
Today, chip multiprocessors (CMPs) that accommodate multiple processor cores on the same chip have become a reality. As the communication complexity of such multicore systems is rapidly increasing, designing an interconnect architecture with predictable ...
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Comments