Aashish Pant
ABSTRACT
In this work, we propose a method to reduce the impact of process variations by adapting the application's algorithm at the software layer. We introduce the concept of hardware signatures as the measured post manufacturing hardware characteristics that can be used to drive software adaptation across different die. Using H.264 encoding as an example, we demonstrate significant yield improvements (as much as 40% points at 0% over-design), a reduction in over-design (by as much as 10% points at 80% yield) as well as application quality improvements (about 2.6dB increase in average PSNR at 80% yield). Further, we investigate implications of limited information exchange (i.e. signature measurement granularity) on yield and quality. We show that our proposed technique for determining optimal signature measurement points results in an improvement in PSNR of about 1.3dB over naive sampling for the H.264 encoder. We conclude that hardware-signature based application adaptation is an easy and inexpensive (to implement), better informed (by actual application requirements) and e ffective way to manage yield-cost-quality tradeoffs in application-implementation design flows.
- S. Borkar, Parameter Variations and Impact on Circuits and Microarchitecture." C2S2 Marco Review, 2003.Google Scholar
- Y. Cao, P. Gupta, A. Kahng, D. Sylvester, and J. Yang, "Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI," ASIC/SOC Conference, 15th Annual IEEE International, 2002.Google Scholar
- "Process Integration, Devices and Structures, ITRS," 2007.Google Scholar
- S. R. Nassif, "Modeling and Forecasting of Manufacturing Variations," in Fifth International Workshop on Statistical Metrology, 2000.Google Scholar
- J. Tschanz, "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," ISSCC, 2002.Google Scholar
- S. Sen, V. Natarajan, R. Senguttuvan, and A. Chatterjee, "Pro-VIZOR: Process Tunable Virtually Zero Margin Low Power Adaptive RF for Wireless Systems," in Design Automation Conference, 2008. Google ScholarDigital Library
- D. Ernst, N. S. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," in Micro Conference, 2003. Google ScholarDigital Library
- N. Shanbhag, "A Mathematical Basis for Power-Reduction in Digital VLSI Systems," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 44, pp. 935--951, Nov 1997.Google ScholarCross Ref
- P. B. Bhat, V. K. Prasanna, and C. Raghavendra, "Adaptive Communication Algorithms for Distributed Heterogeneous Systems," Intl. Symposium on High-Performance Distributed Computing, 1998. Google ScholarDigital Library
- S. Sampei, S. Komaki, and N. Morinaga, "Adaptive Modulation/TDMA Scheme for Personal Multimedia Communication Systems," in GLOBECOM, 1994.Google Scholar
- X. Qiu and K. Chawla, "On the Performance of Adaptive Modulation in Cellular Systems," Communications, IEEE Transactions on, 1999.Google Scholar
- S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey, "System-on-Chip Power Management Considering Leakage Power Variations," in DAC, (New York, NY, USA), ACM, 2007. Google ScholarDigital Library
- G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, and D. I. August, "SWIFT: Software Implemented Fault Tolerance," in CGO, 2005. Google ScholarDigital Library
- G. V. Varatkar and N. R. Shanbhag, "Energy-efficient Motion Estimation Using Error-tolerance," in ISLPED '06, ACM, 2006. Google ScholarDigital Library
- V. J. Reddi, M. S. Gupta, S. Campanoni, M. D. smith, G. Wei, and D. Brooks, "Software-Assisted Hardware Reliability: Abstracting Circuit-level Challenges to the Software Stack," in DAC, 2009. Google ScholarDigital Library
- J. Choi, C.-Y. Cher, H. Franke, H. Hamann, A. Weger, and P. Bose, "Thermal-aware Task Scheduling at the System Software level," in ISLPED '07, ACM, 2007. Google ScholarDigital Library
- H. Chung and A. Ortega, "Analysis and Testing for Error Tolerant Motion Estimation," in DFT, Oct. 2005. Google ScholarDigital Library
- M. A. Breuer, "Intelligible Test Techniques to Support Error-Tolerance," Asian Test Symposium, vol. 0, 2004. Google ScholarDigital Library
- A. B. Kahng, S. Kang, R. Kumar, and J. Sartori, "Designing a Processor from the Ground Up to Allow Voltage/Reliability Trade-off s," HPCA, 2010.Google Scholar
- B. Foo, Y. Andreopoulos, and M. van der Schaar, "Analytical Complexity Modeling of Wavelet-Based Video Coders," 2007.Google Scholar
- http://docs.sun.com/source/816-5772-11/funct.html.Google Scholar
- H. M. Saibal Mukhopadhyay, Kunhhyuk Kang and K. Roy, "Reliable and Self-Repairing SRAM in Nanoscale Technologies using Leakage and Delay Monitoring," in IEEE International Test Conference, 2005.Google Scholar
- "Joint Video Team Reference Software JM 15.0." http://iphome.hhi.de/suehring/tml/.Google Scholar
- G. Sullivan and T. Wiegand, "Video Compression - From Concepts to the H.264/AVC Standard," Proceedings of the IEEE, 2005.Google Scholar
- "H.264/MPEG-4 AVC Reference Software Manual." http://iphome.hhi.de/suehring/tml/JM%20Reference%20Software%20Manual%20(JVT-X072).pdf/.Google Scholar
- D. Marpe, H. Schwarz, and T. Wiegand, "Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC Video Compression Standard," Circuits and Systems for Video Technology, IEEE Transactions on, 2003. Google ScholarDigital Library
- K. Jeong, A. B. Kahng, and K. Samadi, "Quantified Impacts of Guardband Reduction on Design Process Outcomes," Quality Electronic Design, International Symposium on, vol. 0, pp. 790--797, 2008. Google ScholarDigital Library
- M. Elgebaly, A. Fahim, I. Kang, and M. Sachdev, "Robust and Efficient Dynamic Voltage Scaling Architecture," SOC Conference, 2003.Google Scholar
- M. Elgebaly and M. Sachdev, "Variation-Aware Adaptive Voltage Scaling System," VLSI Sys., IEEE Tran. on, 2007. Google ScholarDigital Library
- E. W. Dijkstra, "A Note on Two Problems in Connexion with Graphs," Numerische Mathematik, 1959.Google Scholar
Index Terms
- Software adaptation in quality sensitive applications to deal with hardware variability
Recommendations
Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs
In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that ...
Accurate capturing of the statistical aspect of NBTI/PBTI variability into statistical compact models
In the contemporary and future MOSFETs, NBTI/PBTI-related charge trapping in the presence of underlying statistical variability gives rise to statistical degradation of the coresponding electrical characteristics and figures of merit. We present a ...
Parametric yield estimation considering leakage variability
DAC '04: Proceedings of the 41st annual Design Automation ConferenceLeakage current has become a stringent constraint in modern processor designs in addition to traditional constraints on frequency. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction must ...
Comments