David Bol
ABSTRACT
We investigate techniques to design 45nm minimum-energy subthreshold CMOS circuits under timing constraints, considering the practical case of an 8-bit multiplier. We first show that technology flavor and Vt selections shift minimum-energy point to different operating frequencies, thereby enabling minimum energy in either low- or mid-performance applications. However, we demonstrate that independent dual-Vt assignment to save leakage in non-critical paths is not feasible. We then show that reverse adaptive body biasing (ABB) is potentially more efficient to compensate for global process/temperature variations than adaptive voltage scaling and forward ABB. Nevertheless, its practical efficiency is limited by the affordable VBB range and the value of the body-effect coefficient.
- M. Seok, D. Sylvester and D. Blauw, "Optimal technology selection for minimizing energy and variability in low voltage applications", in ISLPED 2008, pp. 9--14. Google Scholar
Digital Library
- J. Kwong and A. Chandrakasan, "Variation-driven device sizing for minimum energy sub-threshold circuits", in ISLPED 2006, pp. 8--13. Google ScholarDigital Library
- D. Bol, R. Ambroise, D. Flandre and J.-D. Legat, "Interests and limitations of technology scaling for subthreshold logic", TVLSI, vol. 17, 2009. Google ScholarDigital Library
- Y. Pu et al., "An ultra-low-energy/frame multi-standard JPEG co-processor in 65nm CMOS with sub/near-threshold power supply", in ISSCC 2009, pp. 146--147.Google Scholar
- H. Kaul et al., "A 300mV 494GOPS/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45nm CMOS", in ISSCC 2009, pp. 260--261.Google Scholar
- D. Bol, D. Kamel, D. Flandre and J.-D. Legat, "Nanometer MOSFET effects on the minimum-energy point of 45 nm subthreshold logic", ISLPED 2009. Google ScholarDigital Library
- L. Wei et al., "Design and optimization of dual-threshold circuits for low-voltage low-power applications", TVLSI, vol. 7 (1), 1999, pp. 16--24. Google ScholarDigital Library
- D. Blaauw et al., "Statistical timing analysis: from basic principles to state of the art", Trans. CAD, vol. 27 (4), 2008, pp. 589--607. Google ScholarDigital Library
- B. Zhai, S. Hanson, D. Blauw and D. Sylvester, "Analysis and mitigation of variability in subthreshold design", in ISLPED 2005, pp. 20--25. Google ScholarDigital Library
- S. Hanson et al., "Exploring variability and performance in a sub-200-mV processor", JSSC, vol. 43 (4), 2008, pp. 881--891.Google Scholar
- J. Tschanz et al., "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage", JSSC, vol. 37 (11), 2002, pp. 1396--1402.Google Scholar
- S. Hanson, M. Seok, D. Sylvester and D. Blauw, "Nanometer device scaling in subthreshold logic and SRAM", TED, vol. 55 (1), 2008, pp. 175--185.Google ScholarCross Ref
- B. Calhoun and A. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering", in JSSC, vol. 41 (1), 2006, pp. 238--245.Google Scholar
Index Terms
- Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits
Recommendations
Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic---Mitigation at Technology and Circuit Levels
Subthreshold operation of digital circuits enables minimum energy consumption. In this article, we observe that minimum energy Emin of subthreshold logic dramatically increases when reaching 45nm CMOS node. We demonstrate by circuit simulation and ...
Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designIn this paper, we observe that minimum energy Emin of subthreshold logic dramatically increases when reaching 45nm node. We demonstrate by circuit simulation and analytical modeling that this increase comes from the combined effects of variability, gate ...
Interests and limitations of technology scaling for subthreshold logic
Subthreshold logic is an efficient technique to achieve ultralow energy per operation for low-to-medium throughput applications. In this paper, the interests and limitations of technology scaling for subthreshold logic are investigated from 0.25 µm to ...
Comments