Fpga-based face detection system using Haar classifiers

ABSTRACT

This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image scaling, integral image generation, pipelined processing as well as classifier, and parallel processing multiple classifiers to accelerate the processing speed of the face detection system. Also we discuss the optimization of the proposed architecture which can be scalable for configurable devices with variable resources. The proposed architecture for face detection has been designed using Verilog HDL and implemented in Xilinx Virtex-5 FPGA. Its performance has been measured and compared with an equivalent software implementation. We show about 35 times increase of system performance over the equivalent software implementation.

References

1. Z. Guo, H. Liu, Q. Wang, and J. Yang, "A Fast Algorithm of Face Detection for Driver Monitoring," In Proceedings of the Sixth International Conference on Intelligent Systems Design and Applications, vol.2, pp.267--271, 2006.
2. M. Yang, N. Ahuja, "Face Detection and Gesture Recognition for Human-Computer Interaction," The International Series in Video Computing, vol.1, Springer, 2001.
3. Z. Zhang, G. Potamianos, M. Liu, T. Huang, "Robust Multi-View Multi-Camera Face Detection inside Smart Rooms Using Spatio-Temporal Dynamic Programming," International Conference on Automatic Face and Gesture Recognition, pp.407--412, 2006.
4. W. Yun; D. Kim; H. Yoon, "Fast Group Verification System for Intelligent Robot Service," IEEE Transactions on Consumer Electronics, vol.53, no.4, pp.1731--1735, Nov. 2007.
5. V. Ayala-Ramirez, R. E. Sanchez-Yanez and F. J. Montecillo-Puente "On the Application of Robotic Vision Methods to Biomedical Image Analysis," IFMBE Proceedings of Latin American Congress on Biomedical Engineering, pp. 1160--1162, 2007.
6. P. Viola and M. Jones, "Robust real-time object detection," International Journal of Computer Vision, 57(2), 137--154, 2004.
7. Y. Freund and R. E. Schapire, "A Decision-Theoretic Generaliztion of On-Line Learning and an Application to Boosting," Journal of Computer and System Sciences, no. 55, pp. 119--139, 1997.
8. T. Theocharides, N. Vijaykrishnam, and M. J. Irwin, "A parallel architecture for hardware face detection," In Proceedings of IEEE Computer Society Annual Symposium Emerging VLSI Technologies and Architectures, pp. 452--453, 2006.
9. R. McCready "Real-time face detection on a configurable hardware system," In Proceedings of the Roadmap to Reconfigurable Computing, International Workshop on Field-Programmable Logic and Applications, pp.157--162, 2000.
10. M. S. Sadri, N. Shams, M. Rahmaty, I. Hosseini, R. Changiz, S. Mortazavian, S. Kheradmand, and R. Jafari, "An FPGA Based Fast Face Detector," In Global Signal Processing Expo and Conference, 2004.
11. Y. Wei, X. Bing, and C. Chareonsak, "FPGA implementation of AdaBoost algorithm for detection of face biometrics," In Proceedings of IEEE International Workshop Biomedical Circuits and Systems, page S1, 2004.
12. M. Yang, Y. Wu, J. Crenshaw, B. Augustine, and R. Mareachen, "Face detection for automatic exposure control in handheld camera," In Proceedings of IEEE international Conference on Computer Vision System, pp.17, 206.
13. V. Nair, P. Laprise, and J. Clark, "An FPGA-based people detection system," EURASIP Journal of Applied Signal Processing, 2005(7), pp. 1047--1061, 2005.
14. C. Gao and S. Lu, "Novel FPGA based Haar classifier face detection algorithm acceleration," In Proceedings of International Conference on Field Programmable Logic and Applications, 2008.
15. M. Hiromoto, K. Nakahara, H. Sugano, "A specialized processor suitable for AdaBoost-based detection with Haar-like features," In Proceedings of IEEE Conference on Computer Vision and Pattern Recognition, pp.1--8, 2007.
16. G. Bradski and A. Kaehler, "Learning OpenCV: Computer Vision with the OpenCV Library," O'Reilly Media, Inc., 2008.
17. Open Couter Vision Library, Oct. 2008. DOI=http://sourceforge.net/projects/opencvlibray/
18. Xilinx Inc., "Virtex-4 Data Sheets: Virtex-4 Family Overview," Sep. 2008. DOI= http://www.xilinx.com/
19. J. I. Woodfill, G. Gordon, R. Buck, "Tyzx DeepSea High Speed Stereo Vision System," In Proceedings of the Conference on Computer Vision and Pattern Recognition Workshop, pp.41--45, 2004.

Index Terms

• Computer systems organization

  • Architectures

    • Other architectures

      • Special purpose systems

  • Embedded and cyber-physical systems

  • Real-time systems