Variable domain transformation for linear PAC analysis of mixed-signal systems

ABSTRACT

This paper describes a method to perform linear AC analysis on mixed-signal systems which appear strongly nonlinear in the voltage domain but are linear in other variable domains. Common circuits like phase/delay-locked loops and duty-cycle correctors fall into this category, since they are designed to be linear with respect to phases, delays, and duty-cycles of the input and output clocks, respectively. The method uses variable domain translators to change the variables to which the AC perturbation is applied and from which the AC response is measured. By utilizing the efficient periodic AC (PAC) analysis available in commercial RF simulators, the circuit's linear transfer function in the desired variable domain can be characterized without relying on extensive transient simulations. Furthermore, the variable domain translators enable the circuits to be macromodeled as weakly-nonlinear systems in the chosen domain and then converted to voltage-domain models, instead of being modeled as strongly-nonlinear systems directly.

References

1. L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Berkeley, CA: Univ. of California, Ph.D. dissertation, May 1975.
2. L. O. Chua and P.-M. Lin, Computer Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques, Englewood Cliffs, NJ: Prentice Hall, 1975.
3. C.-W. Ho, A. E. Ruehli, and P. A. Brennan, "The Modified Nodal Approach to Network Analysis," IEEE Trans. on Circuits and Systems, June 1975, pp. 504--509.
4. Open Verilog International, Verilog-A Language Reference Manual: Analog Extension to Verilog HDL, Version 1.0, http://www.eda.org/verilog-ams, Aug. 1996.
5. K. Kundert, "Hidden State in SpectreRF", http://www.designers-guide.org, May 2003.
6. F. M. Gardner, "Charge-Pump Phase-Locked Loops," IEEE Trans. Communications, Nov. 1980, pp. 1849--1858.
7. M.-J. E. Lee, et al., "Jitter Transfer Characteristics of Delay-Locked Loops---Theories and Design Techniques," IEEE J. Solid-State Circuits, Apr. 2003, pp. 614--621.
8. K. S. Kundert, "Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers," Phase-Locking in High-Performance Systems: From Devices to Architectures, New Jersey: IEEE Press, 2003, pp. 46--69.
9. M. Mansuri and C.-K. K. Yang, "Jitter Optimization Based on Phase-Locked Loop Design Parameters," IEEE J. Solid-State Circuits, Nov. 2002, pp. 1375--1382.
10. J. Kim, et al., "Design of CMOS Adaptive-Bandwidth PLL/DLLs: a General Approach," IEEE Trans. Circuits and System-II, Nov. 2003, pp. 860--869.
11. S. Sidiropoulos, et al., "Adaptive Bandwidth DLLs and PLLs using Regulated Supply CMOS Buffers," in Proc. IEEE Symp. on VLSI Circuits, Jun. 2000, pp. 124--127.
12. C. P. Coelho, et al., "Robust Rational Function Approximation Algorithm for Model Generation," in Proc. DAC, Jun. 1999, pp. 207--212.
13. J. Roychowdhury, "Automated Macromodel Generation for Electronic Systems," in Proc. Int'l Workshop on Behavioral Modeling and Simulation (BMAS), Oct. 2003, pp. 11--16.
14. D. Mirri, et al., "A Modified Volterra Series Approach for Nonlinear Dynamic Systems Modeling," IEEE Trans. Circuits and Systems-I, Aug. 2002, pp. 1118--1128.
15. J. R. Phillips, "Projection Frameworks for Model Reduction of Weakly Nonlinear Systems," in Proc. DAC, Jun. 2000, pp. 184--189.
16. P. Li and L. Pileggi, "NORM: Compact Model Order Reduction of Weakly Nonlinear Systems," in Proc. DAC, Jun. 2003, pp. 472--477.
17. M. Rewienski and J. White, "A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices," IEEE Trans. Computer-Aided Design, Feb. 2003, pp. 155--170.
18. N. Dong and J. Roychowdhury, "Piecewise Polynomial Model Order Reduction," in Proc. DAC, Jun. 2003, pp. 484--489.
19. K. S. Kundert, "Introduction to RF Simulation and Its Application," IEEE J. Solid-State Circuits, Sep. 1999, pp. 1298--1319.
20. X. Lai, et al., "Fast PLL Simulation Using Nonlinear VCO Macromodels for Accurate Prediction of Jitter and Cycle-Slipping due to Loop Non-idealities and Supply Noise," in Proc. ACM/IEEE ASP-DAC, Jan. 2005, pp. 459--464.
21. R. Batra, et al., "A Behavioral Level Approach for Nonlinear Dynamic Modeling of Voltage-Controlled Oscillators," in Proc. IEEE Custom Integrated Circuits Conf., Sept. 2005, pp. 717--720.
22. J. Roychowdhury, "Reduced-Order Modeling of Time-Varying Systems," IEEE Trans. on Circuits and Systems-II, Oct. 1999, pp. 1273--1288.
23. L. Zadeh, "Frequency Analysis of Variable Networks," Proc. I.R.E., Mar. 1950, pp. 291--299.
24. R. Telichevesky, K. Kundert, and J. White, "Receiver Characterization Using Periodic Small-Signal Analysis," in Proc. IEEE Custom Integrated Circuits Conf., May 1996, pp. 449--452.
25. M. Okumura, T. Sugawara, and H. Tanimoto, "An Efficient Small Signal Frequency Analysis Method of Nonlinear Circuits with Two Frequency Excitations," IEEE Trans. Computer-Aided Design, Mar. 1990, pp. 225--235.
26. R. Telichevesky, K. S. Kundert, J. K. White, "Efficient AC and Noise Analysis of Two-Tone RF Circuits," in Proc. ACM/IEEE DAC, Jun. 1996, pp. 292--297.

Index Terms

• Hardware

  • Hardware validation

    • Functional verification

      • Simulation and emulation