Yousra Alkabani
ABSTRACT
We introduce a remote activation scheme that aims to protect integrated circuits (IC) intellectual property (IP) against piracy. Remote activation enables designers to lock each working IC and to then remotely enable it. The new method exploits inherent unclonable variability in modern manufacturing for unique identification (ID) and integrated the IDs into the circuit functionality. The objectives are realized by replication of a few states of the finite state machine (FSM) and adding control to the state transitions. On each chip, the added control signals are a function of the unique IDs and are thus unclonable. On standard benchmark circuits, the experimental results show that the novel activation method is stable, unclonable, attack-resilient, while having a low overhead and a unique key for each IC.
- Y. Alkabani and F. Koushanfar. Active hardware metering for intellectual property protection and security. In USENIX Security, 2007. Google Scholar
Digital Library
- B. Gassend, D. Lim, D. Clarke, M. Dijk, and S. Devadas. Identification and authentication of integrated circuits. Concurr. Comput.: Pract. Exper., 16(11):1077--1098, 2004. Google ScholarDigital Library
- F. Koushanfar and M. Potkonjak. CAD-based security, cryptography, and digital rights management. In Design Automation Conference (DAC), 2007. Google ScholarDigital Library
- F. Koushanfar and G. Qu. Hardware metering. In DAC, pages 490--493, 2001. Google ScholarDigital Library
- F. Koushanfar, G. Qu, and M. Potkonjak. Intellectual property metering. In Information Hiding Workshop, pages 81--95, 2001. Google ScholarDigital Library
- J. W. Lee, L. Daihyun, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. A technique to build a secret key in integrated circuits for identification and authentication applications. In Symposium of VLSI Circuits, pages 176--179, 2004.Google ScholarCross Ref
- K. Lofstrom, W. R. Daasch, and D. Taylor. IC identification circuits using device mismatch. In International Solid State Circuits Conference (ISSCC), pages 372--373, 2000.Google ScholarCross Ref
- S. Maeda, H. Kuriyama, T. Ipposhi, S. Maegawa, Y. Inoue, M. Inuishi, N. Kotani, and T. Nishimura. An artificial fingerprint device (AFD): a study of identification number applications utilizing characteristics variation of polycrystalline silicon TFTs. IEEE Trans. Electron Devices, 50(6):1451--1458, 2003.Google ScholarCross Ref
- G. Qu and M. Potkonjak. Intellectual Property Protection in VLSI Design. Kluwer, 2003.Google Scholar
- Y. Su, J. Holleman, and B. Otis. A 1.6J/bit stable chip ID generating circuit using process variations. In ISSCC 2007, pages 406--407, 2007.Google Scholar
- G. E. Suh, C. W. O'Donnell, I. Sachdev, and S. Devadas. Design and implementation of the AEGIS single-chip secure processor using physical random functions. In ISCA, pages 25--36, 2005. Google ScholarDigital Library
Recommendations
Integrated circuits metering for piracy protection and digital rights management: an overview
GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSIThis paper presents an overview of hardware and Integrated Circuits (IC) metering methods. IC metering or hardware metering refers to tools, methodologies, and protocols that enable post-fabrication tracking of the ICs. Metering enables prevention and ...
Reliability Implications of Bias-Temperature Instability in Digital ICs
Editor's note:Bias temperature instability (BTI) is one of the major reliability challenges in nanoscale CMOS technology. This article investigates the severity of such degradation in logic and memory circuits. The simulation results reveal that BTI ...
Parametric yield management for 3D ICs: Models and strategies for improvement
Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ...
Comments