Asha Balijepalli
ABSTRACT
Carbon nanotube transistor (CNT) is promising to be the technology of choice for nanoscale integration. In this work, we develop the first compact model of CNT, with the objective to explore the optimal process and design space for robust low-power applications. Based on the concept of the surface potential, the new model accurately predicts the characteristics of a CNT device under various process and design conditions, such as diameter, chirality, gate dielectrics, and bias voltages. With the physical modeling of the contact, this model covers both the Schottky-barrier CNT (SB-CNT) and MOS-type CNT. The proposed model does not require any iteration and thus, significantly enhances the simulation efficiency to support large-scale design research. Using this model, we benchmark the performance of a FO4 inverter with CNT and 22nm CMOS technology. The following key insights are extracted: (1) even with the SB-CNT and realistic layout parasitics, the circuit speed can be more than 10X that of 22nm CMOS; (2) The diameter range of 1-1.5nm exhibits the maximum tolerance to contact materials and process variations; (3) a CNT circuit allows better scaling of the supply voltage (Vdd) for power reduction. For a fixed energy consumption and Vdd, the CNT speed is 4X that of 22nm CMOS. Overall, the new model enables efficient design research with CNT, revealing tremendous opportunities for both high-speed and low-power applications.
- J. Guo, S. Datta, M. Lundstrom, "A numerical study of scaling issues for schottky-barrier carbon nanotube transistors," IEEE Trans. Electron Devices, vol. 51, no. 2, pp. 172--177, Feb. 2004.Google Scholar
Cross Ref
- K. Natori, Y. Kimura, T. Shimizu, "Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor," Journal of Applied Physics, vol. 97, pp. 034306-1-7, 2005.Google ScholarCross Ref
- H.-S. P. Wong, J. Deng, A. Hazeghi, T. Krishnamohan, G. C. Wan, "Carbon nanotube transistor circuits - models and tools for design and performance optimization", ICCAD, pp. 651--654, Nov, 2006. Google ScholarDigital Library
- A. Raychowdhury, S. Mukhopadhyay and K. Roy, "A circuit-compatible model of ballistic carbon nanotube field-effect transistors," IEEE Trans. Computer-Aided Design of Integrated Circuit and System, vol. 23, no. 10, pp. 1411--1420, Oct. 2004. Google ScholarDigital Library
- B. C. Paul, S. Fujita, M. Okajima, T. Lee, "Modeling and analysis of circuit performance of ballistic CNFET", 43rd Design Automation Conference, pp. 717--722, July 2006. Google ScholarDigital Library
- J. Deng. H.-S. P. Wong, "A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors," SISPAD'06, pp. 166--169, Sept. 2006.Google Scholar
- D. Jimenez, et. al, "A simple drain current model for schottky-barrier carbon nanotube field effect transistors," Nanotechnology, vol. 18, no. 2, Art. No. 025201, Jan 2007.Google ScholarCross Ref
- A. Rahman, J. Guo, S. Datta and M. S. Lundstrom, "Theory of ballistic nanotransistors," IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1853--1864, 2003.Google ScholarCross Ref
- L. Yang, M. P. Anantram, J. Han, and J. P. Lu, "Band-gap change of carbon nanotubes: Effect of small uniaxial and torsional strain," Physical Review B, vol. 60, pp. 13 874--879, Nov. 1999.Google ScholarCross Ref
- NANOHUB Online Simulations, CNT Bands. Available: http://www.nanohub.org.Google Scholar
- A Hazeghi, T. Krishnamohan, H. S. P. Wong, "Schottky-barrier carbon nanotube field effect transistorallmodeling", IEEE Trans. Electron Devices, vol. 54, pp. 439--445, 2007.Google ScholarCross Ref
- M. Lundstrom, Z. Ren, "Essential physics of carrier transport in nanoscale MOSFETs," IEEE Trans. Electron Devices, vol. 49, no. 1, pp. 133--141, Jan. 2002.Google ScholarCross Ref
- A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, K. Roy, "Carbon nanotube field-effect transistors for high-performance digital circuits; DC analysis and modeling toward optimum transistor structure", IEEE Trans. Electron Devices, vol. 53, no. 11, pp. 2711--2717, Nov. 2006.Google ScholarCross Ref
- B. Shan, K. Cho, "Ab initio study of schottky barriers at metal-nanotube contacts," Phys. Rev. B., vol. 70, pp. 233405-1-4, 2004.Google ScholarCross Ref
- J. W. Mintmire and C. T. White, "Universal density of states for carbon nanotubes," Phys. Rev. Lett., vol. 81, no. 12, pp. 2506--2509, 1998.Google ScholarCross Ref
- S. Datta, Electronic Transport in Mesoscopic Systems. Cambridge U.K.: Cambridge Univ. Press, 1995.Google Scholar
Index Terms
- Compact modeling of carbon nanotube transistor for early stage process-design exploration
Recommendations
Carbon nanotube transistor compact model for circuit design and performance optimization
In this paper, we describe the development of the Stanford University Carbon Nanotube FET (CNFET) Compact Model. The CNFET Model is a circuit-compatible, compact model which describes enhancement-mode, CMOS-like CNFETs. It can be used to simulate both ...
Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs
DATE '07: Proceedings of the conference on Design, automation and test in EuropeCarbon Nanotube Field Effect Transistors (CNTFET) are promising nano-scaled devices for implementing high performance, very dense and low power circuits. The core of a CNTFET is a carbon nanotube. Its conductance property is determined by the so-called ...
A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design
ISQED '08: Proceedings of the 9th international symposium on Quality Electronic DesignA compact model for the Carbon nanotube transistor (CNFET) is presented in this work. This simple model aids the first-order analysis for digital and analog design with CNFET. Based on the physical understanding of ballistic transport in the CNFET ...
Comments