Hazem Moussa
ABSTRACT
Several research activities have recently emerged aiming to propose multiprocessor implementations in order to achieve flexible and high throughput parallel iterative decoding. Besides application algorithm optimizations and application-specific instruction-set processor design, the on-chip communication network constitutes a major issue in this application domain. In this paper, we propose to use multistage interconnection networks as on-chip communication networks for parallel turbo decoding. Adapted Benes and Butterfly networks are proposed with detailed hardware implementation of network interfaces, routers, and topologies. In addition, appropriate packet format and routing for interleaved/deinterleaved extrinsic information exchanges are proposed. The flexibility of these on-chip communication networks enables their use for all turbo code standards and constitutes a promising feature for their reuse for any similar interleaved/deinterleaved iterative communication profile.
- C. Berrou, A. Glavieux, P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes", in Proc. 1993 International Conference on Communications (ICC'93), Geneva, Switzerland, May 1993.Google Scholar
- D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inf. Theory, vol. 45, pp. 399--431, Mar. 1999. Google ScholarDigital Library
- D. Gnaëdig, E. Boutillon, M. Jezequel, V. Gaudet, G. Gulak, "On Multiple Slice Turbo Code", 3nd International Symposium on Turbo Codes and Related Topics, Brest, France, pp. 343--346, Sept. 2003.Google Scholar
- A. La Rosa, C. Passerone, F. Gregoretti, and L. Lavagno, "Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform", Proceedings of DATE 2004, Paris. Google ScholarDigital Library
- M. J. Thul, F. Gilbert, N. When, "Concurrent Interleaving Architectures for High-Throughput Channel Decoding", in Proc. 2003 Conference on Acoustics, Speech, and Signal Processing (ICASSP'03), pages 613--616, Hong Kong, P. R. China, Apr. 2003Google Scholar
- M. J. Thul, "Parallel interleaving Architectures for High Throughput Turbo-decoders", Ph.D. Thesis, Electronic System Design Research Group, University of Kaiserslautern, Germany, 2005 Google ScholarDigital Library
- O. Muller, A. Baghdadi, M. Jézéquel, "Exploring Parallel Processing Levels for Convolutional Turbo Decoding", IEEE International Conference on Information & Communication Technologies: from Theory to Applications (ICTTA'06), April 2006.Google Scholar
- L. Bahl, J. Cocke, F. Jelinek, J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate", IEEE Trans. Inf. Theory, vol. IT-20, pages. 284--287, Mar. 1974.Google Scholar
- O. Muller, A. Baghdadi, M. Jézéquel, "ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding", in Proc. of the conference on Design, automation and test in Europe, pages 1330--1335, Munich, Germany, Mar. 2006. Google ScholarDigital Library
- J. M. Cooley, J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series", Math. Comp., pages 297--301, 1965.Google ScholarCross Ref
- C. Douillard, M. Jézéquel, C. Berrou, N. Brengarth, J. Tousch, N. Pham, "The Turbo Code Standard for DVB-RCS", in Proc. Of 2nd International Symposium on Turbo Codes & Related Topics, Brest, France, pages 535--538, Sep. 2000.Google Scholar
- O. Muller, A. Baghdadi, M. Jézéquel, "Bandwidth reduction of extrinsic information exchange in turbo decoding", IEE Electronics Letters, pages 1104--1106, Sept. 2006.Google Scholar
- V. E. Benes, "Mathematical Theory of Connecting Network and Telephone Trafic", New York, NY: Academic, 1965.Google Scholar
- C. Neeb, M. J. Thul, N. When, "Network-on-Chip-Centric Approach to Interleaving in High Throughput Channel Decoders", 2005 IEEE International Symposium on Circuits and Systems (ISCAS), pages 1766--1769, Kobe, Japan, May 2005Google ScholarCross Ref
Recommendations
Flattened Butterfly Topology for On-Chip Networks
With the trend towards increasing number of cores in a multicore processors, the on-chip network that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip networks and describe how the ...
Flattened Butterfly Topology for On-Chip Networks
MICRO 40: Proceedings of the 40th Annual IEEE/ACM International Symposium on MicroarchitectureWith the trend towards increasing number of cores in chip multiprocessors, the on-chip interconnect that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip interconnection net- works and ...
On chip interconnects for multiprocessor turbo decoding architectures
Turbo codes are among the most powerful and widely adopted error correcting codes in several communication applications. The high throughput requirements of current and future standards impose that parallel decoders composed by multiple interconnected ...
Comments