Fabio Campi
ABSTRACT
This paper describes a digital signal processor based on a multi-context, dynamically reconfigurable datapath, suitable for inclusion as an IP-block in complex SoC design projects. The IP was realized in CMOS 090 nm technology. The most relevant features offered by the proposed architecture with respect to state of the art are zero over head for switching between successive configurations, relevant area and energy computational density on computational kernels (average of 2 GOPS/mm2, 0.2GOPS/mW) and relatively small area occupation (18 mm2), making it suitable for acceleration or upgrade of multi-core heterogeneous embedded platforms. The processor is delivered with a software tool chain providing the application developer algorithmic analysis and design space exploration based on ANSI C, with no utilization of hardware-related constructs or description languages.
- S. Leibson, J. Kim Configurable Processors: a new era in chip design, IEEE Computer, May 2005. Google Scholar
Digital Library
- ARC International http://www.arc.comGoogle Scholar
- W. H. Mangione-Smith et al Seeking solutions in configurable computing, IEEE Computers, Dec 1997 Google ScholarDigital Library
- A.DeHon The Density advantage of reconfigurable computing, IEEE Computers, April 2000. Google ScholarDigital Library
- I.Bolsen, Challenges and opportunities of FPGA platforms, Proceedings of FPL, 2002 Google ScholarDigital Library
- M2000 Embedded FPGA http://www.m2000.frGoogle Scholar
- eSilicon Embedded FPGA http://www.esilicon.comGoogle Scholar
- www.elixent.comGoogle Scholar
- M. Vorbach, J. Becker, Reconfigurable processor architectures for mobile phones IPDPS, 2003. Google ScholarDigital Library
- H. Singh et al. MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Computers, May 2000. Google ScholarDigital Library
- J. M. Arnold S5: architecture and development flow of a software configurable processor, Field-Programmable Technology, 2005Google Scholar
- http://www.morpheus-ist.orgGoogle Scholar
- G. Gao, Y. Wong, Q. Ning A Timed Petri-Net Model for Fine-Grain Loop Scheduling ACM SIGPLAN, June 1991 Google ScholarDigital Library
- C. Mucci, et al. A C-based Algorithm Development Flow for a Reconfigurable Processor Architecture, IEEE International Symposium on System on Chip, 2003.Google ScholarCross Ref
- S. Vassiliadis et al., The MOLEN Polymorphic Processor, IEEE Transactions on Computers, November 2004 Google ScholarDigital Library
- C. E. Cummings Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs, SNUG-2001Google Scholar
- S. Ciricescu et al., The Reconfigurable Streaming Vector Processor Intl Symposium on Microarchitectures, 2003 Google ScholarDigital Library
- VLC media player x264 -- a free h264/avc encoder http://developers.videolan.org/x264.htmlGoogle Scholar
- IEEE Standard Air Interface for Fixed Broadband Wireless Access Systems, IEEE 802.16--2004Google Scholar
- NIST AES, FIPS PUBS 197.Google Scholar
- C. Mucci et al., Implementation of the AES/Rjndael algorithm on a dinamically reconfigurable architecture, Proceedings of DATE07Google Scholar
- A dynamically adaptive DSP for heterogeneous reconfigurable platforms
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
The design of dynamically reconfigurable datapath coprocessors
Increasing nonrecurring engineering and mask costs are making it harder to turn to hardwired application specific integrated circuit (ASIC) solutions for high-performance applications. The volume required to amortize these high costs has been increasing,...
HW/SW codesign techniques for dynamically reconfigurable architectures
Hardward/software (HW/SW) codesign and reconfigurable computing are commonly used methodologies for digital-systems design. However, no previous work has been carried out in order to define a HW/SW codesign methodology with dynamic scheduling for run-...
Comments