ABSTRACT
As we enter the era of peta-scale computing, system architects must plan for machines composed of tens or even hundreds of thousands of processors. Although fully connected networks such as fat-tree configurations currently dominate HPC interconnect designs, such approaches are inadequate for ultra-scale concurrencies due to the superlinear growth of component costs. Traditional low-degree interconnect topologies, such as 3D tori, have reemerged as a competitive solution due to the linear scaling of system components relative to the node count; however, such networks are poorly suited for the requirements of many scientific applications at extreme concurrencies. To address these limitations, we propose HFAST, a hybrid switch architecture that uses circuit switches to dynamically reconfigure lower-degree interconnects to suit the topological requirements of a given scientific application. This work presents several new research contributions. We develop an optimization strategy for HFAST mappings and demonstrate that efficiency gains can be attained across a broad range of static numerical computations. Additionally, we conduct an extensive analysis of the communication characteristics of a dynamically adapting mesh calculation and show that the HFAST approach can achieve significant advantages, even when compared with traditional fat-tree configurations. Overall results point to the promising potential of utilizing hybrid reconfigurable networks to interconnect future peta-scale architectures, for both static and dynamically adapting applications.
- F. Abel, C. Minkenberg, R. Luijten, M. Gusat, I. Iliadis, R. Hemenway, R. Grzybowski and C. Minkenberg, and R. Luijten. Optical-packet-switched interconnect for supercomputer applications. OSA J. Opt. Network, 3(12):900--913, Dec 2004.Google Scholar
- Adaptive Mesh Refinement for structured grids. http: //flash.uchicago.edu/<tomek/AMR/index.html.Google Scholar
- Kevin J. Barker, Alan Benner, Ray Hoare, Adolfy Hoisie, Alex K. Jones, Darren J. Kerbyson, Dan Li, Rami Melhem, Ram Ra jamony, Eugen Schenfeld, Shuyi Shao, Craig Stunkel, and Peter A. Walker. On the feasibility of optical circuit switching for high performance computing systems. In Proc. SC2005: High performance computing, networking, and storage conference, 2005. Google ScholarDigital Library
- G. Bhanot, A. Gara, P. Heidelberger, E. Lawless, J.C. Sexton, and R. Walkup. Optimizing task layout on the blue gene/l supercomputer. IBM Journal on Research and Development, 49, March/May 2005. Google ScholarDigital Library
- Julian Borrill, Jonathan Carter, Leonid Oliker, David Skinner, and R. Biswas. Integrated performance monitoring of a cosmology application on leading hec platforms. In Proceedings of the International Conference on Paral lel Processing (ICPP), to appear, 2005. Google ScholarDigital Library
- Cactus Homepage. http://www.cactuscode.org, 2004.Google Scholar
- K. Davis, A. Hoisie, G. Johnson, D. Kerbyson, M. Lang, S. Pakin, and F.Petrini. A performance and scalability analysis of the BlueGene/L architecture. In Proc. SC2004: High performance computing, networking, and storage conference, Pittsburgh, PA, Nov 6--12, 2004. Google ScholarDigital Library
- T. DeFanti, M. Brown, J. Leigh, O. Yu, E. He, J. Mambretti, D. Lillethun, and J. Weinberger. Optical switching middleware for the optiputer. IEICE Trans. FUNDAMENTALS/COMMUN./ELECTRON./INF. & SYST, February 2003.Google Scholar
- Center for Computational Sciences and Engineering, Lawrence Berkeley National Laboratory. http://seesar.lbl.gov/CCSE.Google Scholar
- Vipul Gupta and Eugen Schenfeld. Performance analysis of a synchronous, circuit-switched interconnection cached network. In ICS '94: Proceedings of the 8th international conference on Supercomputing, pages 246--255, New York, NY, USA, 1994. ACM Press. Google ScholarDigital Library
- J.-F. Haas and B. Sturtevant. Interaction of weak shock waves with cylindrical and spherical gas inhomogeneities. Journal of Fluid Mechanics.Google Scholar
Index Terms
- Reconfigurable hybrid interconnection for static and dynamic scientific applications
Recommendations
Hybrid Communication Reconfigurable Network on Chip for MPSoC
AINA '10: Proceedings of the 2010 24th IEEE International Conference on Advanced Information Networking and ApplicationsShrinking transistor sizes and recent trends toward many-core chips have heightened the need for an efficient on-chip communication network to integrate various cores. However, buses and point-to-point interconnection will not result in scalability, ...
An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing
DAC '08: Proceedings of the 45th annual Design Automation ConferenceSingle-chip parallel processing requires high bandwidth between processors and on-chip memory modules. A recently proposed Mesh-of-Trees (MoT) network provides high throughput and low latency at relatively high area cost. In this paper, we introduce a ...
Comments