Chih-Hung Li
ABSTRACT
This paper presents a unified systolic architecture for inter and intra predictions in H.264/AVC decoder. To increase hardware utilization and minimize cost, we combine inter and intra predictions by a reprogrammable FIR filter, which is further implemented using systolic array. For intra prediction, the boundary pixels are reshuffled before feeding into the systolic array. For inter prediction, the 2-D interpolation is conducted through separable 1-D filtering. As compared with the state-of-the-art approaches, our architecture provides higher performance while maintaining relatively lower cost and input bandwidth. Specifically, up to 4x throughput improvement has been achieved. Moreover, the input bandwidth is significantly reduced. Further, combining inter and intra predictions saves the cost by 22~88%.
- "Information Technology - Coding of Audio-Visual Objects - Part 10: Advanced Video Coding. Final Draft International Standard", ISO/IEC FDIS 14496-10.Google Scholar
- J. F. Kossentini and P. Nasiopoulos, "A performance analysis of the ITU-T draft H.26L video coding standard", the 12th PacketVideo Workshop, Apr. 2002.Google Scholar
- Y. W. Huang, B.Y. Shieh, T. C. Chen, and L. G. Chen, "Hardware Architecture Design for H.264/AVC Intra Frame Coder", IEEE International Symposium on Circuits and Systems, vol. 2, pp. 269--272, May 23-26 2004.Google Scholar
- Y. W. Huang, B.Y. Shieh, T. C. Chen, and L. G. Chen, "Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder", IEEE Trans. Circuits and Systems for Video Technology, vol. 15, no. 13, pp. 378--401, March 2005. Google ScholarDigital Library
- S. H. Wang and T. Chiang et al., "A platform-based MPEG-4 advanced video coding (AVC) decoder with block level pipeling", IEEE Pacific-Rim Conference on Multimedia, vol. 1, pp. 51--55, 15-18 Dec 2003.Google Scholar
- S. H. Wang and T. Chiang et al., "A software-hardware co-implementation of MPEG-4 advanced video coding (AVC) decoder with block level pipelinging", Journal of VLSI Signal Processing, 2005. Google ScholarDigital Library
- L. Deng, W. Gao, M.Z. Hu, and Z.Z. Ji, "An efficient VLSI architecture for MC interpolation in AVC video coding", Int'l MultiConference in Computer Science and Computer Engineering, Jun.21-24 2004.Google Scholar
- T. C. Chen, Y.W. Huang, and L.G. Chen, "Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC", IEEE International Conference on Acoustics, Speech and Signal Processing, May 2004.Google Scholar
- S.Z. Wang, T.A. Lin, T.M. Liu, and C.Y. Lee, "A new motion compensation design for H.264/AVC decoder", IEEE International Symposium on Circuits and Systems, pp. 4558--4561, June 2005.Google Scholar
Index Terms
- A unified systolic architecture for combined inter and intra predictions in H.264/AVC decoder
Recommendations
An efficient H.264 intra frame coder system
In this paper, we present an efficient H.264 intra frame coder system that achieves real-time performance for portable consumer electronics applications with low hardware cost. The system includes a low cost intra prediction hardware design that ...
Simple intra prediction algorithms for heterogeneous MPEG-2/H.264 video transcoders
Recent developments have given birth to H.264/AVC: a video coding standard offering better bandwidth to video quality ratios than MPEG-2. It is expected that the H.264/AVC will take over the digital video market, replacing the use of MPEG-2 in most ...
A fast and efficient intra mode decision algorithm for H.264/AVC
WiCOM'09: Proceedings of the 5th International Conference on Wireless communications, networking and mobile computingIn order to achieve the high compression efficiency, H.264/AVC adopts Rate-Distortion Optimization (RDO) technology with full mode search in intra prediction. The computational complexity is so high that it isn't fit for real time encoding and hardware ...
Comments