Kanak Agarwal
ABSTRACT
This paper describes a power gating technique with multiple sleep modes where each mode represents a trade-off between wake-up overhead and leakage savings. We show that high wake-up latency and wake-up power penalty of traditional power gating limits its application to large stretches of inactivity. Our simulations and data traces show that multiple sleep mode capability provides an extra 17% reduction in overall leakage as compared to single mode gating. The multiple modes can be designed to allow state-retentive modes. The results on benchmarks show that a single state-retentive mode can reduce leakage by 19% while preserving state of the circuit.
- {1} S. Borkar, "Design challenges of technology scaling," IEEE Micro, Vol. 19, No. 4, pp. 23-29, 1999. Google Scholar
Digital Library
- {2} K. Bernstein, C. T. Chuang, R. Joshi and R. Puri, "Design and CAD challenges in sub-90 nm CMOS technologies," ICCAD, pp. 129-136, Nov. 2003. Google ScholarDigital Library
- {3} S. Mutoh et al., "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," JSSC, vol. SC-30, pp. 847-854, Aug. 1995.Google Scholar
- {4} J. Kao, S. Narendra, and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns," DAC, pp. 495-500, June 1998. Google ScholarDigital Library
- {5} H. Kawaguchi, K. Nose, and T. Sakura, "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current," JSSC, vol. SC-35, pp. 1498- 1501, Oct. 2000.Google Scholar
- {6} S. Kosonocky, M. Immediato, P. Cottrell, T. Hook, R. Mann, and J. Brown, "Enhanced multi-threshold (MTCMOS) circuits using variable well bias," ISLPED, pp. 165-169, Aug. 2001. Google ScholarDigital Library
- {7} M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique," DAC, pp. 480- 485, June 2002. Google ScholarDigital Library
- {8} S. Kim, S. Kosonocky, D. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode", ISLPED, pp. 20-25, August 2004. Google ScholarDigital Library
Index Terms
- Power Gating with Multiple Sleep Modes
Recommendations
NBTI-aware sleep transistor design for reliable power-gating
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSINegative Bias Temperature Instability (NBTI) has been regarded as most important source of reliability of CMOS devices, and specifically pMOS transistors.
In this work we focus on the NBTI-induced degradation of sleep transistor cells More in details we ...
Sleep mode analysis and optimization with minimal-sized power gating switch for ultra-low Vdd operation
This paper investigates the optimization of sleep mode energy consumption for ultra-low Vdd CMOS circuits, which is motivated by our findings that minimization of sleep mode energy holds great potential for reducing total energy consumption. We propose ...
NBTI-aware power gating design
ASPDAC '11: Proceedings of the 16th Asia and South Pacific Design Automation ConferenceA header-based power gating structure inserts PMOS as sleep transistors between the power rail and the circuit. Since PMOS sleep transistors in the functional mode are turned-on continuously, Negative Bias Temperature Instability (NBTI) influences the ...
Comments